Home
last modified time | relevance | path

Searched refs:VecInRegOpc (Results 1 – 1 of 1) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp46992 unsigned VecInRegOpc = IsSigned ? ISD::SIGN_EXTEND_VECTOR_INREG in combineVectorPack() local
46994 if (N0.getOpcode() == VecInRegOpc && N1.isUndef() && in combineVectorPack()