Home
last modified time | relevance | path

Searched refs:Vec3 (Results 1 – 6 of 6) sorted by relevance

/llvm-project-15.0.7/llvm/test/CodeGen/ARM/
H A D2009-11-30-LiveVariablesBug.ll6 …c" = type { %"lsm", %"Vec3", %"av"*, float, i8, float, %"lsm", i8, %"Vec3", %"Vec3", %"Vec3", floa…
7 %"lsm" = type { %"als", %"Vec3", %"Vec3", %"Vec3", %"Vec3" }
8 %"Vec3" = type { float, float, float }
10 define arm_aapcs_vfpcc void @foo(%"c"* %this, %"Vec3"* nocapture %adjustment) {
24 %0 = call arm_aapcs_vfpcc %"Vec3" undef(%"lsm"* undef) ; <%"Vec3"> [#uses=1]
25 %mrv_gr69 = extractvalue %"Vec3" %0, 1 ; <float> [#uses=1]
/llvm-project-15.0.7/llvm/test/CodeGen/X86/
H A Dnegate-add-zero.ll31 …%"struct.CDSVector<Vec3,0,CDS::DefaultAlloc>" = type { %"struct.CDSVectorBase<Vec3,CDS::DefaultAll…
33 %"struct.CDSVectorBase<Vec3,CDS::DefaultAlloc>" = type { ptr }
61 …Vec3, %struct.Vec3, %struct.Vec3, %struct.Vec3, %struct.Vec3, %struct.Mat3, %struct.Mat3, %struct.…
63 … type { %"struct.HingeNodeSpec<1>", %struct.Vec3, %"struct.CDSVector<Vec3,0,CDS::DefaultAlloc>", %…
64 …deTranslate = type { %"struct.HingeNodeSpec<3>", ptr, %struct.Vec3, %"struct.CDSVector<Vec3,0,CDS:…
65 …Vec3, %struct.Vec3, %struct.Vec3, %struct.Vec3, %struct.Vec3, %struct.Mat3, %struct.Mat3, %struct.…
74 …%struct.IVMAtom = type { i32, ptr, %struct.AtomList, %struct.Vec3, %struct.Vec3, %struct.Vec3, dou…
83 %struct.PhiMatrix = type { %struct.Vec3 }
90 %struct.Vec3 = type { %"struct.FixedMatrix<double,1,3,0,0>" }
1058 declare void @_ZN8AtomTree6findCMEPK9HingeNode(ptr noalias sret(%struct.Vec3), ptr)
[all …]
/llvm-project-15.0.7/clang/test/AST/HLSL/
H A Dvector-alias.hlsl42 vector<double, 3> Vec3 = Vec4.xyz;
45 …// CHECK-NEXT: VarDecl 0x{{[0-9a-fA-F]+}} <col:3, col:33> col:21 Vec3 'vector<double, 3>':'double …
H A Dvector-constructors.hlsl9 float3 Vec3 = float3(Vec2, 3.0);
26 // CHECK: VarDecl 0x{{[0-9a-fA-F]+}} <col:3, col:33> col:10 Vec3 'float3':'float __attribute__((ext…
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCInstrMMA.td608 dag Vec3 = (v4i32 (EXTRACT_SUBREG Pair1, sub_vsx1));
625 Extracts.Vec3>;
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.cpp11242 SDValue Vec3 = FMAOp1.getOperand(0); in performFMACombine() local
11251 if (Vec1 == Vec2 || Vec3 == Vec4) in performFMACombine()
11257 if ((Vec1 == Vec3 && Vec2 == Vec4) || in performFMACombine()
11258 (Vec1 == Vec4 && Vec2 == Vec3)) { in performFMACombine()