Home
last modified time | relevance | path

Searched refs:VSHRuIMM (Results 1 – 3 of 3) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMISelLowering.h158 VSHRuIMM, // ...right (unsigned) enumerator
H A DARMISelLowering.cpp1739 MAKE_CASE(ARMISD::VSHRuIMM) in getTargetNodeName()
6010 Tmp1 = DAG.getNode(ARMISD::VSHRuIMM, dl, MVT::v1i64, in LowerFCOPYSIGN()
6583 (N->getOpcode() == ISD::SRA ? ARMISD::VSHRsIMM : ARMISD::VSHRuIMM); in LowerShift()
17223 : ARMISD::VSHRuIMM); in PerformIntrinsicCombine()
17473 (N->getOpcode() == ISD::SRA ? ARMISD::VSHRsIMM : ARMISD::VSHRuIMM); in PerformShiftCombine()
H A DARMInstrInfo.td294 def ARMvshruImm : SDNode<"ARMISD::VSHRuIMM", SDTARMVSHIMM>;