Home
last modified time | relevance | path

Searched refs:VINTERP (Results 1 – 5 of 5) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DVINTERPInstructions.td1 //===-- VINTERPInstructions.td - VINTERP Instruction Definitions ----------===//
10 // VINTERP encoding
25 let Inst{25-24} = 0x1; // VINTERP sub-encoding
45 // VOP3 VINTERP
54 let VINTERP = 1;
59 let VINTERP = 1;
91 // VINTERP Pseudo Instructions
164 // VINTERP Real Instructions
H A DSIInstrFormats.td54 // VINTERP instruction format.
55 field bit VINTERP = 0;
186 let TSFlags{27} = VINTERP;
H A DSIDefines.h70 VINTERP = 1 << 27, enumerator
H A DSIInstrInfo.h696 return MI.getDesc().TSFlags & SIInstrFlags::VINTERP; in isVINTERP()
700 return get(Opcode).TSFlags & SIInstrFlags::VINTERP; in isVINTERP()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/Disassembler/
H A DAMDGPUDisassembler.cpp676 if (Res && (MCII->get(MI.getOpcode()).TSFlags & SIInstrFlags::VINTERP)) in getInstruction()