Searched refs:VGPR32 (Results 1 – 4 of 4) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | GCNRegPressure.h | 34 VGPR32, enumerator
52 return Value[AGPR32] ? alignTo(Value[VGPR32], 4) + Value[AGPR32] in getVGPRNum()
53 : Value[VGPR32] + Value[AGPR32]; in getVGPRNum()
55 return std::max(Value[VGPR32], Value[AGPR32]); in getVGPRNum()
|
| H A D | GCNRegPressure.cpp | 81 : (STI->getRegSizeInBits(*RC) == 32 ? VGPR32 : VGPR_TUPLE); in getRegKind()
100 case VGPR32: in inc()
110 Value[Kind == SGPR_TUPLE ? SGPR32 : Kind == AGPR_TUPLE ? AGPR32 : VGPR32] += in inc()
173 OS << "VGPRs: " << Value[VGPR32] << ' '; in print()
|
| H A D | AMDGPUCallingConv.td | 51 VGPR32, VGPR33, VGPR34, VGPR35, VGPR36, VGPR37, VGPR38, VGPR39,
84 VGPR32, VGPR33, VGPR34, VGPR35, VGPR36, VGPR37, VGPR38, VGPR39,
117 VGPR32, VGPR33, VGPR34, VGPR35, VGPR36, VGPR37, VGPR38, VGPR39,
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/AsmParser/ |
| H A D | AMDGPUAsmParser.cpp | 4346 const MCRegisterClass &VGPR32 = MRI->getRegClass(AMDGPU::VGPR_32RegClassID); in validateVGPRAlign() local
4357 if (VGPR32.contains(Sub) && ((Sub - AMDGPU::VGPR0) & 1)) in validateVGPRAlign()
4420 const MCRegisterClass &VGPR32 = MRI->getRegClass(AMDGPU::VGPR_32RegClassID); in validateGWS() local
4425 auto RegIdx = Reg - (VGPR32.contains(Reg) ? AMDGPU::VGPR0 : AMDGPU::AGPR0); in validateGWS()
|