Home
last modified time | relevance | path

Searched refs:VEXT (Results 1 – 10 of 10) sorted by relevance

/llvm-project-15.0.7/llvm/test/CodeGen/AArch64/
H A Darm64-ext.ll57 ; Undef shuffle indices should not prevent matching to VEXT:
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMScheduleA8.td1023 // Double-register VEXT
1027 // Quad-register VEXT
H A DARMISelLowering.h203 VEXT, // extract enumerator
H A DARMScheduleSwift.td565 (instregex "VEXT", "VREV16", "VREV32", "VREV64")>;
H A DARMScheduleA9.td1798 // Double-register VEXT
1807 // Quad-register VEXT
H A DARMScheduleA57.td1209 def : InstRW<[A57Write_3cyc_1V], (instregex "VEXT(d|q)(8|16|32|64)")>;
H A DARMISelLowering.cpp1761 MAKE_CASE(ARMISD::VEXT) in getTargetNodeName()
8193 Src.ShuffleVec = DAG.getNode(ARMISD::VEXT, dl, DestVT, VEXTSrc1, in ReconstructShuffle()
8390 return DAG.getNode(ARMISD::VEXT, dl, VT, in GeneratePerfectShuffle()
8734 return DAG.getNode(ARMISD::VEXT, dl, VT, V1, V2, in LowerVECTOR_SHUFFLE()
8746 return DAG.getNode(ARMISD::VEXT, dl, VT, V1, V1, in LowerVECTOR_SHUFFLE()
H A DARMInstrNEON.td520 def NEONvext : SDNode<"ARMISD::VEXT", SDTARMVEXT>;
7050 // VEXT : Vector Extract
/llvm-project-15.0.7/llvm/test/CodeGen/ARM/
H A Dvext.ll91 ; Undef shuffle indices should not prevent matching to VEXT:
/llvm-project-15.0.7/clang/include/clang/Basic/
H A Darm_neon.td631 def VEXT : WInst<"vext", "...I",