Home
last modified time | relevance | path

Searched refs:Unconditional (Results 1 – 24 of 24) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCChecker.cpp37 HexagonMCChecker::Unconditional(Hexagon::NoRegister, false);
46 Defs[Hexagon::SA0].insert(Unconditional); // FIXME: define or change SA0? in init()
47 Defs[Hexagon::LC0].insert(Unconditional); in init()
50 Defs[Hexagon::SA1].insert(Unconditional); // FIXME: define or change SA0? in init()
51 Defs[Hexagon::LC1].insert(Unconditional); in init()
640 if (PM.count(Unconditional)) { in checkRegisters()
H A DHexagonMCChecker.h44 static const PredSense Unconditional; variable
/llvm-project-15.0.7/llvm/test/MC/Disassembler/AArch64/
H A Darm64-branch.txt4 # Unconditional branch (register) instructions.
H A Dbasic-a64-instructions.txt4307 # Unconditional branch (immediate)
4318 # Unconditional branch (register)
/llvm-project-15.0.7/llvm/test/TableGen/
H A Difstmt.td29 def Unconditional;
/llvm-project-15.0.7/clang-tools-extra/test/clang-tidy/checkers/readability/
H A Disolate-declaration.cpp216 int Unconditional, in macros()
/llvm-project-15.0.7/clang-tools-extra/docs/clang-tidy/checks/readability/
H A Disolate-declaration.rst93 int Unconditional,
/llvm-project-15.0.7/llvm/test/MC/AArch64/
H A Darm64-branch-encoding.s6 ; Unconditional branch (register) instructions.
/llvm-project-15.0.7/mlir/include/mlir/Dialect/SPIRV/IR/
H A DSPIRVControlFlowOps.td27 let summary = "Unconditional branch to target block.";
/llvm-project-15.0.7/llvm/lib/Target/ARC/
H A DARCInstrInfo.td427 // Unconditional branch.
462 // Unconditional Jump.
/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMips16InstrInfo.td602 // Purpose: Unconditional Branch (Extended)
609 // Purpose: Unconditional Branch
1357 // Unconditional branch
H A DMipsInstrInfo.td1546 // Unconditional branch
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86InstrControl.td60 // Unconditional branches.
/llvm-project-15.0.7/llvm/docs/GlobalISel/
H A DGenericOpcode.rst795 Unconditional branch
/llvm-project-15.0.7/llvm/bindings/ocaml/llvm/
H A Dllvm.ml1151 Some (`Unconditional (successor llv 0))
H A Dllvm.mli1940 | `Unconditional of llbasicblock ]
/llvm-project-15.0.7/libcxx/docs/Status/
H A DCxx17Issues.csv282 "`2804 <https://wg21.link/LWG2804>`__","Unconditional constexpr default constructor for istream_ite…
/llvm-project-15.0.7/llvm/lib/Target/SystemZ/
H A DSystemZInstrInfo.td98 // Unconditional branches. These are in fact simply variants of the
226 // Unconditional trap.
/llvm-project-15.0.7/llvm/test/Bindings/OCaml/
H A Dcore.ml1215 insist (get_branch br = Some (`Unconditional bb02)) ;
/llvm-project-15.0.7/llvm/test/tools/llvm-mca/AArch64/Neoverse/
H A DN2-basic-instructions.s1353 # Unconditional branch (immediate)
1361 # Unconditional branch (register)
/llvm-project-15.0.7/llvm/test/tools/llvm-mca/AArch64/Cortex/
H A DA55-basic-instructions.s1353 # Unconditional branch (immediate)
1361 # Unconditional branch (register)
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64InstrInfo.td2406 // Unconditional branch (register) instructions.
2509 // Unconditional branch (immediate) instructions.
H A DAArch64InstrFormats.td1977 // Unconditional branch (immediate) instructions.
/llvm-project-15.0.7/llvm/docs/
H A DLangRef.rst8090 br label <dest> ; Unconditional branch