Searched refs:UMAAL (Results 1 – 13 of 13) sorted by relevance
| /llvm-project-15.0.7/llvm/test/MC/Disassembler/ARM/ |
| H A D | invalid-armv7.txt | 364 # Opcode=419 Name=UMAAL Format=ARM_FORMAT_MULFRM(1) 370 # A8.6.244 UMAAL
|
| H A D | basic-arm-instructions.txt | 2278 # UMAAL
|
| H A D | thumb2.txt | 2416 # UMAAL
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.h | 267 UMAAL, // 64-bit Unsigned Accumulate Accumulate Multiply enumerator
|
| H A D | ARMScheduleR52.td | 281 "UMAAL", "t2SMLAL", "t2UMLAL",
|
| H A D | ARMScheduleSwift.td | 309 "UMAAL", "t2SMLAL", "t2UMLAL", "t2SMLALBB", "t2SMLALBT",
|
| H A D | ARMISelDAGToDAG.cpp | 3907 case ARMISD::UMAAL: { in Select() 3908 unsigned Opc = Subtarget->isThumb() ? ARM::t2UMAAL : ARM::UMAAL; in Select()
|
| H A D | ARMScheduleA9.td | 2552 "UMAAL", "SMLALv5", "UMLALv5", "SMLALBB", "SMLALBT", "SMLALTB",
|
| H A D | ARMISelLowering.cpp | 1807 MAKE_CASE(ARMISD::UMAAL) in getTargetNodeName() 12872 SDValue UMAAL = DAG.getNode(ARMISD::UMAAL, SDLoc(AddcNode), in AddCombineTo64bitUMAAL() local 12876 DAG.ReplaceAllUsesOfValueWith(SDValue(AddeNode, 0), SDValue(UMAAL.getNode(), 1)); in AddCombineTo64bitUMAAL() 12877 DAG.ReplaceAllUsesOfValueWith(SDValue(AddcNode, 0), SDValue(UMAAL.getNode(), 0)); in AddCombineTo64bitUMAAL() 12899 return DAG.getNode(ARMISD::UMAAL, SDLoc(N), in PerformUMLALCombine()
|
| H A D | ARMInstrInfo.td | 4407 def UMAAL : AMul1I <0b0000010, (outs GPR:$RdLo, GPR:$RdHi),
|
| /llvm-project-15.0.7/llvm/test/MC/ARM/ |
| H A D | basic-arm-instructions.s | 3315 @ UMAAL
|
| H A D | basic-thumb2-instructions.s | 3688 @ UMAAL
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/AsmParser/ |
| H A D | ARMAsmParser.cpp | 8298 case ARM::UMAAL: in validateInstruction()
|