Home
last modified time | relevance | path

Searched refs:TestInst (Results 1 – 2 of 2) sorted by relevance

/llvm-project-15.0.7/llvm/test/TableGen/
H A DSchedModelError.td7 // CHECK: [[FILE]]:[[@LINE+1]]:1: error: No schedule information for instruction 'TestInst' in Sche…
8 def TestInst : Instruction {
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86InstructionSelector.cpp1368 MachineInstr &TestInst = in selectCondBranch() local
1375 constrainSelectedInstRegOperands(TestInst, TII, TRI, RBI); in selectCondBranch()