Home
last modified time | relevance | path

Searched refs:SwitchOp (Results 1 – 11 of 11) sorted by relevance

/llvm-project-15.0.7/mlir/lib/Dialect/ControlFlow/IR/
H A DControlFlowOps.cpp569 LogicalResult SwitchOp::verify() { in verify()
592 SuccessorOperands SwitchOp::getSuccessorOperands(unsigned index) { in getSuccessorOperands()
618 static LogicalResult simplifySwitchWithOnlyDefault(SwitchOp op, in simplifySwitchWithOnlyDefault()
661 rewriter.replaceOpWithNewOp<SwitchOp>( in dropSwitchCasesThatMatchDefault()
674 static void foldSwitch(SwitchOp op, PatternRewriter &rewriter, in foldSwitch()
695 static LogicalResult simplifyConstSwitchValue(SwitchOp op, in simplifyConstSwitchValue()
716 static LogicalResult simplifyPassThroughSwitch(SwitchOp op, in simplifyPassThroughSwitch()
789 simplifySwitchFromSwitchOnSameCondition(SwitchOp op, in simplifySwitchFromSwitchOnSameCondition()
800 auto predSwitch = dyn_cast<SwitchOp>(predecessor->getTerminator()); in simplifySwitchFromSwitchOnSameCondition()
840 simplifySwitchFromDefaultSwitchOnSameCondition(SwitchOp op, in simplifySwitchFromDefaultSwitchOnSameCondition()
[all …]
/llvm-project-15.0.7/mlir/lib/Conversion/ControlFlowToLLVM/
H A DControlFlowToLLVM.cpp100 : public OneToOneLLVMTerminatorLowering<cf::SwitchOp, LLVM::SwitchOp> {
/llvm-project-15.0.7/mlir/include/mlir/Dialect/ControlFlow/IR/
H A DControlFlowOps.td226 // SwitchOp
229 def SwitchOp : CF_Op<"switch",
/llvm-project-15.0.7/mlir/lib/Target/LLVMIR/Dialect/LLVMIR/
H A DLLVMToLLVMIRTranslation.cpp436 if (auto switchOp = dyn_cast<LLVM::SwitchOp>(opInst)) { in convertOperationImpl()
/llvm-project-15.0.7/mlir/lib/Dialect/LLVMIR/IR/
H A DLLVMDialect.cpp315 void SwitchOp::build(OpBuilder &builder, OperationState &result, Value value, in build()
373 static void printSwitchOpCases(OpAsmPrinter &p, SwitchOp op, Type flagType, in printSwitchOpCases()
397 LogicalResult SwitchOp::verify() { in verify()
411 SuccessorOperands SwitchOp::getSuccessorOperands(unsigned index) { in getSuccessorOperands()
/llvm-project-15.0.7/mlir/test/Dialect/ControlFlow/
H A Dcanonicalize.mlir143 /// Test the folding of SwitchOp
/llvm-project-15.0.7/mlir/lib/Conversion/AsyncToLLVM/
H A DAsyncToLLVM.cpp518 rewriter.replaceOpWithNewOp<LLVM::SwitchOp>( in matchAndRewrite()
/llvm-project-15.0.7/mlir/lib/Target/LLVMIR/
H A DModuleTranslation.cpp462 if (auto switchOp = dyn_cast<LLVM::SwitchOp>(terminator)) { in getPHISourceValue()
H A DConvertFromLLVMIR.cpp946 b.create<SwitchOp>(loc, condition, blocks[defaultBB], defaultBlockArgs, in processInstruction()
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGBuilder.cpp2570 SDValue SwitchOp = getValue(JTH.SValue); in visitJumpTableHeader() local
2571 EVT VT = SwitchOp.getValueType(); in visitJumpTableHeader()
2572 SDValue Sub = DAG.getNode(ISD::SUB, dl, VT, SwitchOp, in visitJumpTableHeader()
2581 SwitchOp = DAG.getZExtOrTrunc(Sub, dl, TLI.getPointerTy(DAG.getDataLayout())); in visitJumpTableHeader()
2586 JumpTableReg, SwitchOp); in visitJumpTableHeader()
2771 SDValue SwitchOp = getValue(B.SValue); in visitBitTestHeader() local
2772 EVT VT = SwitchOp.getValueType(); in visitBitTestHeader()
2774 DAG.getNode(ISD::SUB, dl, VT, SwitchOp, DAG.getConstant(B.First, dl, VT)); in visitBitTestHeader()
/llvm-project-15.0.7/flang/lib/Optimizer/CodeGen/
H A DCodeGen.cpp2944 rewriter.replaceOpWithNewOp<mlir::LLVM::SwitchOp>( in selectMatchAndRewrite()