| /llvm-project-15.0.7/llvm/test/TableGen/ |
| H A D | BitOffsetDecoder.td | 25 field bits<16> SoftFail = 0; 35 field bits<16> SoftFail = 0; 45 field bits<16> SoftFail = 0; 55 field bits<16> SoftFail = 0;
|
| H A D | BigEncoder.td | 25 field bits<16> SoftFail = 0; 35 field bits<16> SoftFail = 0; 45 field bits<16> SoftFail = 0;
|
| H A D | get-operand-type.td | 26 field bits<8> SoftFail = 0; 35 field bits<8> SoftFail = 0; 44 field bits<8> SoftFail = 0;
|
| H A D | HwModeEncodeDecode.td | 22 field bits<32> SoftFail = 0; 32 field bits<32> SoftFail = 0; 53 bits<32> SoftFail;
|
| H A D | AsmPredicateCombiningRISCV.td | 32 field bits<32> SoftFail = 0; 42 field bits<16> SoftFail = 0;
|
| H A D | AsmPredicateCondsEmission.td | 27 field bits<16> SoftFail = 0;
|
| H A D | trydecode-emission3.td | 16 field bits<8> SoftFail = 0;
|
| H A D | trydecode-emission2.td | 16 field bits<8> SoftFail = 0;
|
| H A D | trydecode-emission.td | 21 field bits<8> SoftFail = 0;
|
| H A D | get-operand-type-no-expand.td | 28 field bits<8> SoftFail = 0;
|
| H A D | AsmPredicateCombining.td | 40 field bits<16> SoftFail = 0;
|
| /llvm-project-15.0.7/llvm/test/TableGen/FixedLenDecoderEmitter/ |
| H A D | InitValue.td | 16 field bits<16> SoftFail = 0; 25 field bits<16> SoftFail = 0; 34 field bits<16> SoftFail = 0;
|
| H A D | conflict.td | 19 bits<32> SoftFail;
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/Disassembler/ |
| H A D | ARMDisassembler.cpp | 168 case MCDisassembler::SoftFail: in Check() 947 S = SoftFail; in AddThumbPredicate() 953 S = SoftFail; in AddThumbPredicate() 962 S = SoftFail; in AddThumbPredicate() 972 S = SoftFail; in AddThumbPredicate() 1002 Check(S, SoftFail); in AddThumbPredicate() 1030 Check(S, SoftFail); in AddThumbPredicate() 1060 Check(S, SoftFail); in UpdateThumbVFPPredicate() 1327 S = MCDisassembler::SoftFail; in DecodeGPRnopcRegisterClass() 1340 S = MCDisassembler::SoftFail; in DecodeGPRnospRegisterClass() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrFormats.td | 192 field bits<16> SoftFail = 0; 200 field bits<16> SoftFail = 0; 211 field bits<32> SoftFail = 0; 225 field bits<48> SoftFail = 0; 240 field bits<32> SoftFail = 0; 254 field bits<32> SoftFail = 0; 268 field bits<32> SoftFail = 0; 282 field bits<48> SoftFail = 0; 300 field bits<48> SoftFail = 0; 319 field bits<48> SoftFail = 0; [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrFormats.td | 63 // SoftFail is a field the disassembler can use to provide a way for 67 field bits<32> SoftFail = 0; 281 // SoftFail is a field the disassembler can use to provide a way for 285 field bits<32> SoftFail = 0;
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrFormatsC.td | 17 // SoftFail is a field the disassembler can use to provide a way for 21 field bits<16> SoftFail = 0;
|
| /llvm-project-15.0.7/llvm/include/llvm/MC/MCDisassembler/ |
| H A D | MCDisassembler.h | 111 SoftFail = 1, enumerator
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/Disassembler/ |
| H A D | AArch64Disassembler.cpp | 267 case MCDisassembler::SoftFail: in Check() 282 #define SoftFail MCDisassembler::SoftFail macro 1239 return SoftFail; in DecodeSignedLdStInstruction() 1322 return SoftFail; in DecodeExclusiveLdStInstruction() 1451 return SoftFail; in DecodePairLdStInstruction() 1456 return SoftFail; in DecodePairLdStInstruction() 1488 return SoftFail; in DecodeAuthLoadInstruction()
|
| /llvm-project-15.0.7/llvm/tools/llvm-mc/ |
| H A D | Disassembler.cpp | 64 case MCDisassembler::SoftFail: in PrintInsts()
|
| /llvm-project-15.0.7/llvm/tools/llvm-ml/ |
| H A D | Disassembler.cpp | 60 case MCDisassembler::SoftFail: in PrintInsts()
|
| /llvm-project-15.0.7/llvm/lib/Target/BPF/ |
| H A D | BPFInstrFormats.td | 104 field bits<64> SoftFail = 0;
|
| /llvm-project-15.0.7/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchInstrFormats.td | 23 // SoftFail is a field the disassembler can use to provide a way for 27 field bits<32> SoftFail = 0;
|
| /llvm-project-15.0.7/llvm/lib/MC/MCDisassembler/ |
| H A D | Disassembler.cpp | 269 case MCDisassembler::SoftFail: in LLVMDisasmInstruction()
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | Mips16InstrFormats.td | 65 field bits<16> SoftFail = 0; 78 field bits<32> SoftFail = 0;
|