Home
last modified time | relevance | path

Searched refs:ScaleValue (Results 1 – 5 of 5) sorted by relevance

/llvm-project-15.0.7/bolt/lib/Passes/
H A DRetpolineInsertion.cpp139 MIB.createLoad(LoadCalleeAddrs, MemRef.BaseRegNum, MemRef.ScaleValue, in createNewRetpoline()
204 ? "+" + to_string(MemRef.ScaleValue) + "*" + in createRetpolineFunctionTag()
237 MIB.createLoad(LoadCalleeAddrs, MemRef.BaseRegNum, MemRef.ScaleValue, in createBranchReplacement()
258 &Memory.ScaleValue, in IndirectBranchInfo()
313 MemRef.DispValue += Addend * MemRef.ScaleValue; in runOnFunctions()
/llvm-project-15.0.7/bolt/lib/Target/AArch64/
H A DAArch64MCPlusBuilder.cpp500 const MCExpr *&JumpTable, int64_t &Offset, int64_t &ScaleValue, in analyzeIndirectBranchFragment() argument
554 ScaleValue = 1LL; in analyzeIndirectBranchFragment()
556 ScaleValue = 2LL; in analyzeIndirectBranchFragment()
558 ScaleValue = 4LL; in analyzeIndirectBranchFragment()
579 assert((ScaleValue != 1LL || isLDRB(*DefLoad)) && in analyzeIndirectBranchFragment()
581 assert((ScaleValue != 2LL || isLDRH(*DefLoad)) && in analyzeIndirectBranchFragment()
692 int64_t ScaleValue, DispValue; in analyzeIndirectBranch() local
699 DispValue, ScaleValue, PCRelBase)) in analyzeIndirectBranch()
/llvm-project-15.0.7/bolt/include/bolt/Passes/
H A DRetpolineInsertion.h35 int64_t ScaleValue; member
/llvm-project-15.0.7/bolt/lib/Target/X86/
H A DX86MCPlusBuilder.cpp724 int64_t ScaleValue; in evaluateMemOperandTarget() local
1117 int64_t ScaleValue; in isStackAccess() local
1193 int64_t ScaleValue; in changeToPushOrPop() local
1325 int64_t ScaleValue; in evaluateStackOffsetExpr() local
2091 int64_t ScaleValue; in analyzePICJumpTable() local
2098 if (BaseRegNum != R1 || ScaleValue != 4 || in analyzePICJumpTable()
2117 int64_t ScaleValue; in analyzePICJumpTable() local
2227 int64_t ScaleValue, DispValue; in analyzeIndirectBranch() local
2245 (!ScaleValue || IndexRegNum == X86::NoRegister)) { in analyzeIndirectBranch()
2251 (ScaleValue != 1 || BaseRegNum != RIPRegister)) in analyzeIndirectBranch()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64InstrInfo.cpp4635 TypeSize ScaleValue(0U, false); in isAArch64FrameOffsetLegal() local
4638 if (!AArch64InstrInfo::getMemOpInfo(MI.getOpcode(), ScaleValue, Width, MinOff, in isAArch64FrameOffsetLegal()
4643 bool IsMulVL = ScaleValue.isScalable(); in isAArch64FrameOffsetLegal()
4644 unsigned Scale = ScaleValue.getKnownMinSize(); in isAArch64FrameOffsetLegal()
4658 !AArch64InstrInfo::getMemOpInfo(*UnscaledOp, ScaleValue, Width, MinOff, in isAArch64FrameOffsetLegal()
4662 Scale = ScaleValue.getKnownMinSize(); in isAArch64FrameOffsetLegal()
4663 assert(IsMulVL == ScaleValue.isScalable() && in isAArch64FrameOffsetLegal()