Home
last modified time | relevance | path

Searched refs:SRC (Results 1 – 25 of 175) sorted by relevance

1234567

/llvm-project-15.0.7/llvm/test/CodeGen/X86/
H A Dscheduler-backtracking.ll149 ; SRC-LABEL: test1:
150 ; SRC: # %bb.0:
192 ; SRC-NEXT: retq
370 ; SRC-LABEL: test2:
371 ; SRC: # %bb.0:
408 ; SRC-NEXT: retq
594 ; SRC-LABEL: test3:
636 ; SRC-NEXT: retq
736 ; SRC-LABEL: test4:
749 ; SRC-NEXT: retq
[all …]
/llvm-project-15.0.7/libclc/generic/lib/
H A Dgen_convert.py190 """.format(SRC=src, DST=dst, M=mode))
199 """.format(SRC=src, DST=dst, N=size, H=half_size, M=mode))
206 }}""".format(SRC=src, DST=dst, M=mode))
237 {{""".format(DST=dst, SRC=src, N=size))
262 return y;""".format(SRC=src, DST=dst, N=size,
273 print(" x = max(x, ({SRC})0);".format(SRC=src))
285 print(" x = max(x, ({SRC})0);".format(SRC=src))
311 """.format(DST=dst, SRC=src, N=size, M=mode))
343 {{""".format(SRC=src, DST=dst, N=size, M=mode, S=sat))
364 print(" {SRC}{N} abs_x = fabs(x);".format(SRC=src, N=size))
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/
H A Drcp-pattern.ll7 ; GCN: s_load_dword [[SRC:s[0-9]+]]
8 ; GCN: v_rcp_f32_e32 [[RCP:v[0-9]+]], [[SRC]]
19 ; GCN: s_load_dword [[SRC:s[0-9]+]]
31 ; GCN: s_load_dword [[SRC:s[0-9]+]]
43 ; GCN: s_load_dword [[SRC:s[0-9]+]]
55 ; GCN: s_load_dword [[SRC:s[0-9]+]]
67 ; GCN: s_load_dword [[SRC:s[0-9]+]]
80 ; GCN: s_load_dword [[SRC:s[0-9]+]]
92 ; GCN: s_load_dword [[SRC:s[0-9]+]]
104 ; GCN: s_load_dword [[SRC:s[0-9]+]]
[all …]
H A Dbfe-patterns.ll5 ; GCN: {{buffer|flat}}_load_dword [[SRC:v[0-9]+]]
7 ; GCN: v_bfe_u32 v{{[0-9]+}}, [[SRC]], 0, [[WIDTH]]
23 ; GCN: {{buffer|flat}}_load_dword [[SRC:v[0-9]+]]
27 ; GCN-NEXT: v_lshlrev_b32_e32 [[SHL:v[0-9]+]], [[SUB]], [[SRC]]
50 ; GCN: s_lshl_b32 [[TMP:s[0-9]+]], s[[SRC]], [[SUB]]
65 ; GCN: s_lshl_b32 [[SHL:s[0-9]+]], s[[SRC]], [[SUB]]
79 ; GCN: {{buffer|flat}}_load_dword [[SRC:v[0-9]+]]
81 ; GCN: v_bfe_i32 v{{[0-9]+}}, [[SRC]], 0, [[WIDTH]]
97 ; GCN: {{buffer|flat}}_load_dword [[SRC:v[0-9]+]]
124 ; GCN: s_lshl_b32 [[TMP:s[0-9]+]], s[[SRC]], [[SUB]]
[all …]
H A Dllvm.amdgcn.trig.preop.ll8 ; SI-DAG: buffer_load_dwordx2 [[SRC:v\[[0-9]+:[0-9]+\]]],
9 ; SI: v_trig_preop_f64 [[RESULT:v\[[0-9]+:[0-9]+\]]], [[SRC]], [[SEG]]
21 ; SI: buffer_load_dwordx2 [[SRC:v\[[0-9]+:[0-9]+\]]],
22 ; SI: v_trig_preop_f64 [[RESULT:v\[[0-9]+:[0-9]+\]]], [[SRC]], 7
/llvm-project-15.0.7/llvm/test/Transforms/SLPVectorizer/X86/
H A Dbool-mask.ll20 ; SSE-NEXT: [[TMP0:%.*]] = load i8, ptr [[SRC:%.*]], align 1
54 ; AVX-NEXT: [[TMP0:%.*]] = load i8, ptr [[SRC:%.*]], align 1
88 ; AVX512-NEXT: [[TMP0:%.*]] = load i8, ptr [[SRC:%.*]], align 1
203 ; SSE-NEXT: [[TMP0:%.*]] = load i16, ptr [[SRC:%.*]], align 2
231 ; AVX-NEXT: [[TMP0:%.*]] = load i16, ptr [[SRC:%.*]], align 2
259 ; AVX512-NEXT: [[TMP0:%.*]] = load i16, ptr [[SRC:%.*]], align 2
328 ; SSE-NEXT: [[TMP0:%.*]] = load i32, ptr [[SRC:%.*]], align 4
356 ; AVX-NEXT: [[TMP0:%.*]] = load i32, ptr [[SRC:%.*]], align 4
453 ; SSE2-NEXT: [[TMP0:%.*]] = load i64, ptr [[SRC:%.*]], align 8
495 ; SSE4-NEXT: [[TMP0:%.*]] = load i64, ptr [[SRC:%.*]], align 8
[all …]
H A Dvect_copyable_in_binops.ll7 ; CHECK-NEXT: [[TMP0:%.*]] = bitcast i32* [[SRC:%.*]] to <4 x i32>*
40 ; CHECK-NEXT: [[TMP0:%.*]] = load i32, i32* [[SRC]], align 4
80 ; CHECK-NEXT: [[TMP0:%.*]] = load i32, i32* [[SRC]], align 4
119 ; CHECK-NEXT: [[TMP0:%.*]] = bitcast i32* [[SRC:%.*]] to <4 x i32>*
184 ; CHECK-NEXT: [[TMP0:%.*]] = load i32, i32* [[SRC]], align 4
227 ; CHECK-NEXT: [[TMP0:%.*]] = bitcast i32* [[SRC]] to <2 x i32>*
269 ; CHECK-NEXT: [[TMP0:%.*]] = bitcast i32* [[SRC]] to <2 x i32>*
308 ; CHECK-NEXT: [[TMP0:%.*]] = load i32, i32* [[SRC]], align 4
412 ; CHECK-NEXT: [[TMP0:%.*]] = load float, float* [[SRC]], align 4
452 ; CHECK-NEXT: [[TMP0:%.*]] = load float, float* [[SRC]], align 4
[all …]
/llvm-project-15.0.7/llvm/test/Transforms/ConstraintElimination/
H A Dgeps-inbounds-precondition.ll11 ; CHECK-NEXT: [[UPPER:%.*]] = getelementptr inbounds i32, i32* [[SRC:%.*]], i64 5
15 ; CHECK-NEXT: [[SRC_IDX_4:%.*]] = getelementptr i32, i32* [[SRC]], i64 4
17 ; CHECK-NEXT: [[SRC_IDX_5:%.*]] = getelementptr i32, i32* [[SRC]], i64 5
20 ; CHECK-NEXT: [[SRC_IDX_6:%.*]] = getelementptr i32, i32* [[SRC]], i64 6
23 ; CHECK-NEXT: [[SRC_IDX_NEG_1:%.*]] = getelementptr i32, i32* [[SRC]], i64 -1
59 ; CHECK-NEXT: [[SRC_IDX:%.*]] = getelementptr i32, i32* [[SRC]], i64 [[IDX_EXT]]
139 ; CHECK-NEXT: [[SRC_IDX:%.*]] = getelementptr i32, i32* [[SRC]], i64 [[IDX_EXT]]
282 ; CHECK-NEXT: [[UPPER_2:%.*]] = getelementptr inbounds i32, i32* [[SRC]], i64 4
284 ; CHECK-NEXT: [[SRC_IDX:%.*]] = getelementptr i32, i32* [[SRC]], i64 4
307 ; CHECK-NEXT: [[SRC_IDX:%.*]] = getelementptr i32, i32* [[SRC]], i64 4
[all …]
H A Dpointercast.ll7 ; CHECK-NEXT: [[SRC_C:%.*]] = bitcast i32* [[SRC:%.*]] to i8*
10 ; CHECK-NEXT: [[GEP_3:%.*]] = getelementptr inbounds i32, i32* [[SRC]], i64 3
22 ; CHECK-NEXT: [[GEP_1:%.*]] = getelementptr inbounds i32, i32* [[SRC]], i64 1
26 ; CHECK-NEXT: [[GEP_2:%.*]] = getelementptr inbounds i32, i32* [[SRC]], i64 2
30 ; CHECK-NEXT: [[GEP_4:%.*]] = getelementptr inbounds i32, i32* [[SRC]], i64 4
85 ; CHECK-NEXT: [[SRC_C:%.*]] = getelementptr i32, i32* [[SRC:%.*]], i64 0
87 ; CHECK-NEXT: [[GEP_3:%.*]] = getelementptr inbounds i32, i32* [[SRC]], i64 3
99 ; CHECK-NEXT: [[GEP_1:%.*]] = getelementptr inbounds i32, i32* [[SRC]], i64 1
103 ; CHECK-NEXT: [[GEP_2:%.*]] = getelementptr inbounds i32, i32* [[SRC]], i64 2
107 ; CHECK-NEXT: [[GEP_4:%.*]] = getelementptr inbounds i32, i32* [[SRC]], i64 4
[all …]
H A Dgeps-inbounds-precondition-ub-in-use-blocks.ll17 ; CHECK-NEXT: [[UPPER:%.*]] = getelementptr inbounds i32, i32* [[SRC:%.*]], i64 [[N_EXT]]
20 ; CHECK-NEXT: [[SRC_IDX:%.*]] = getelementptr i32, i32* [[SRC]], i64 [[IDX_EXT]]
52 ; CHECK-NEXT: [[UPPER:%.*]] = getelementptr inbounds i32, i32* [[SRC:%.*]], i64 [[N_EXT]]
55 ; CHECK-NEXT: [[SRC_IDX:%.*]] = getelementptr i32, i32* [[SRC]], i64 [[IDX_EXT]]
91 ; CHECK-NEXT: [[UPPER:%.*]] = getelementptr inbounds i32, i32* [[SRC:%.*]], i64 [[N_EXT]]
94 ; CHECK-NEXT: [[SRC_IDX:%.*]] = getelementptr i32, i32* [[SRC]], i64 [[IDX_EXT]]
131 ; CHECK-NEXT: [[UPPER:%.*]] = getelementptr inbounds i32, i32* [[SRC:%.*]], i64 [[N_EXT]]
137 ; CHECK-NEXT: [[SRC_IDX:%.*]] = getelementptr i32, i32* [[SRC]], i64 [[IDX_EXT]]
181 ; CHECK-NEXT: [[SRC_IDX:%.*]] = getelementptr i32, i32* [[SRC]], i64 [[IDX_EXT]]
218 ; CHECK-NEXT: [[SRC_IDX:%.*]] = getelementptr i32, i32* [[SRC]], i64 [[IDX_EXT]]
[all …]
/llvm-project-15.0.7/llvm/test/ThinLTO/X86/
H A Dwriteonly2.ll20 ; RUN: llvm-dis %t3.2.5.precodegen.bc -o - | FileCheck %s --check-prefix=CODEGEN-SRC
33 ; CODEGEN-SRC-NOT: gFoo
34 ; CODEGEN-SRC-NOT: gBar
35 ; CODEGEN-SRC: void @baz()
36 ; CODEGEN-SRC-NEXT: %1 = tail call i32 @rand()
37 ; CODEGEN-SRC-NEXT: %2 = tail call i32 @rand()
38 ; CODEGEN-SRC-NEXT: ret void
/llvm-project-15.0.7/llvm/test/Transforms/MemCpyOpt/
H A Dfca2memcpy.ll12 ; CHECK-NEXT: [[TMP2:%.*]] = bitcast %S* [[SRC:%.*]] to i8*
24 ; CHECK-NEXT: [[TMP2:%.*]] = bitcast %S* [[SRC:%.*]] to i8*
36 ; CHECK-NEXT: [[TMP2:%.*]] = bitcast %S* [[SRC:%.*]] to i8*
48 ; CHECK-NEXT: [[TMP2:%.*]] = bitcast %S* [[SRC]] to i8*
61 ; CHECK-NEXT: [[TMP1:%.*]] = bitcast %S* [[SRC:%.*]] to i8*
63 ; CHECK-NEXT: [[TMP3:%.*]] = bitcast %S* [[SRC]] to i8*
78 ; CHECK-NEXT: [[TMP3:%.*]] = bitcast %S* [[SRC]] to i8*
97 ; CHECK-NEXT: [[TMP3:%.*]] = bitcast %S* [[SRC:%.*]] to i8*
129 ; CHECK-NEXT: [[TMP1:%.*]] = bitcast %S* [[SRC:%.*]] to i8*
134 ; CHECK-NEXT: [[TMP4:%.*]] = bitcast %S* [[SRC]] to i8*
[all …]
H A Dcallslot.ll7 ; CHECK-NEXT: [[SRC:%.*]] = alloca [16 x i8], align 1
30 ; CHECK-NEXT: [[SRC:%.*]] = alloca [16 x i8], align 1
51 ; CHECK-NEXT: [[SRC:%.*]] = alloca [16 x i8], align 1
72 ; CHECK-NEXT: [[SRC:%.*]] = alloca [16 x i8], align 1
92 ; CHECK-NEXT: [[SRC:%.*]] = alloca [16 x i8], align 1
110 ; CHECK-NEXT: [[SRC:%.*]] = alloca [8 x i8], align 1
130 ; CHECK-NEXT: [[SRC:%.*]] = alloca [8 x i8], align 1
150 ; CHECK-NEXT: [[SRC:%.*]] = alloca [8 x i8], align 1
170 ; CHECK-NEXT: [[SRC:%.*]] = alloca [16 x i8], align 1
191 ; CHECK-NEXT: [[SRC:%.*]] = alloca [16 x i8], align 1
[all …]
/llvm-project-15.0.7/mlir/test/Dialect/Vector/
H A Dvector-transfer-collapse-inner-most-dims.mlir12 // CHECK: func @contiguous_inner_most_view(%[[SRC:.+]]: memref<1x1x8x1xf32, #[[MAP0]]>
13 // CHECK: %[[SRC_0:.+]] = memref.subview %[[SRC]]
28 // CHECK: func @contiguous_inner_most_dim(%[[SRC:.+]]: memref<16x1xf32>, %[[I:.+]]: index, %[[…
29 // CHECK: %[[SRC_0:.+]] = memref.subview %[[SRC]]
44 // CHECK: func @contiguous_inner_most_dim_bounds(%[[SRC:.+]]: memref<1000x1xf32>, %[[II:.+]]: …
45 // CHECK: %[[SRC_0:.+]] = memref.subview %[[SRC]]
60 // CHECK: func @contiguous_inner_most_dim_bounds_2d(%[[SRC:.+]]: memref<1000x1x1xf32>, %[[II:.…
61 // CHECK: %[[SRC_0:.+]] = memref.subview %[[SRC]]
/llvm-project-15.0.7/llvm/test/Transforms/InstCombine/
H A Delement-atomic-memintrins.ll175 ; CHECK-NEXT: [[TMP2:%.*]] = bitcast i8* [[SRC]] to i16*
196 ; CHECK-NEXT: [[TMP2:%.*]] = bitcast i8* [[SRC]] to i16*
200 ; CHECK-NEXT: [[TMP5:%.*]] = bitcast i8* [[SRC]] to i32*
220 ; CHECK-NEXT: [[TMP2:%.*]] = bitcast i8* [[SRC]] to i16*
224 ; CHECK-NEXT: [[TMP5:%.*]] = bitcast i8* [[SRC]] to i32*
228 ; CHECK-NEXT: [[TMP8:%.*]] = bitcast i8* [[SRC]] to i64*
247 ; CHECK-NEXT: [[TMP2:%.*]] = bitcast i8* [[SRC]] to i16*
251 ; CHECK-NEXT: [[TMP5:%.*]] = bitcast i8* [[SRC]] to i32*
255 ; CHECK-NEXT: [[TMP8:%.*]] = bitcast i8* [[SRC]] to i64*
323 ; CHECK-NEXT: [[TMP2:%.*]] = bitcast i8* [[SRC]] to i16*
[all …]
/llvm-project-15.0.7/llvm/test/Transforms/DeadStoreElimination/
H A Dmemory-intrinsics-sizes.ll86 ; CHECK-NEXT: call void @llvm.memcpy.p0i8.p0i8.i64(i8* [[DST]], i8* [[SRC]], i64 [[LEN_2:%.*]], …
97 ; CHECK-NEXT: call void @llvm.memcpy.p0i8.p0i8.i64(i8* [[DST]], i8* [[SRC]], i64 100, i1 false)
107 ; CHECK-NEXT: call void @llvm.memcpy.p0i8.p0i8.i64(i8* [[DST:%.*]], i8* [[SRC:%.*]], i64 100, i1…
108 ; CHECK-NEXT: call void @llvm.memcpy.p0i8.p0i8.i64(i8* [[DST]], i8* [[SRC]], i64 [[LEN:%.*]], i1…
140 ; CHECK-NEXT: call void @llvm.memcpy.p0i8.p0i8.i64(i8* [[DST]], i8* [[SRC:%.*]], i64 100, i1 fal…
193 ; CHECK-NEXT: call void @llvm.memcpy.p0i8.p0i8.i64(i8* [[DST:%.*]], i8* [[SRC:%.*]], i64 100, i1…
226 ; CHECK-NEXT: call void @llvm.memmove.p0i8.p0i8.i64(i8* [[DST]], i8* [[SRC]], i64 100, i1 false)
236 ; CHECK-NEXT: call void @llvm.memmove.p0i8.p0i8.i64(i8* [[DST:%.*]], i8* [[SRC:%.*]], i64 100, i…
237 ; CHECK-NEXT: call void @llvm.memmove.p0i8.p0i8.i64(i8* [[DST]], i8* [[SRC]], i64 [[LEN:%.*]], i…
269 ; CHECK-NEXT: call void @llvm.memmove.p0i8.p0i8.i64(i8* [[DST]], i8* [[SRC:%.*]], i64 100, i1 fa…
[all …]
/llvm-project-15.0.7/llvm/test/Transforms/RewriteStatepointsForGC/
H A Dunordered-atomic-memcpy.ll13 ; CHECK-SAME: (i8 addrspace(1)* [[SRC:%.*]], i64 [[SRC_OFFSET:%.*]], i8 addrspace(1)* [[DEST:%.*]],…
15 ; CHECK-NEXT: [[SRC_DERIVED:%.*]] = getelementptr inbounds i8, i8 addrspace(1)* [[SRC]], i64 [[S…
38 ; CHECK-SAME: (i8 addrspace(1)* [[SRC:%.*]], i64 [[SRC_OFFSET:%.*]], i8 addrspace(1)* [[DEST:%.*]],…
52 ; CHECK-SAME: (i8 addrspace(1)* [[SRC:%.*]], i64 [[SRC_OFFSET:%.*]], i8 addrspace(1)* [[DEST:%.*]],…
66 ; CHECK-SAME: (i8 addrspace(1)* [[SRC:%.*]], i64 [[SRC_OFFSET:%.*]], i8 addrspace(1)* [[DEST:%.*]],…
80 ; CHECK-SAME: (i8 addrspace(1)* [[SRC:%.*]], i64 [[SRC_OFFSET:%.*]], i8 addrspace(1)* [[DEST:%.*]],…
94 ; CHECK-SAME: (i8 addrspace(1)* [[SRC:%.*]], i64 [[SRC_OFFSET:%.*]], i8 addrspace(1)* [[DEST:%.*]],…
108 ; CHECK-SAME: (i8 addrspace(1)* [[SRC:%.*]], i64 [[SRC_OFFSET:%.*]], i8 addrspace(1)* [[DEST:%.*]],…
110 ; CHECK-NEXT: [[SRC_DERIVED:%.*]] = getelementptr inbounds i8, i8 addrspace(1)* [[SRC]], i64 [[S…
133 ; CHECK-SAME: (i8 addrspace(1)* [[SRC:%.*]], i64 [[SRC_OFFSET:%.*]], i8 addrspace(1)* [[DEST:%.*]],…
[all …]
/llvm-project-15.0.7/llvm/test/Transforms/Scalarizer/
H A Dvariable-extractelement.ll12 ; DEFAULT-NEXT: [[SRC_I0:%.*]] = extractelement <4 x i32> [[SRC:%.*]], i32 0
15 ; DEFAULT-NEXT: [[SRC_I1:%.*]] = extractelement <4 x i32> [[SRC]], i32 1
18 ; DEFAULT-NEXT: [[SRC_I2:%.*]] = extractelement <4 x i32> [[SRC]], i32 2
21 ; DEFAULT-NEXT: [[SRC_I3:%.*]] = extractelement <4 x i32> [[SRC]], i32 3
26 ; OFF-NEXT: [[RES:%.*]] = extractelement <4 x i32> [[SRC:%.*]], i32 [[INDEX:%.*]]
35 ; DEFAULT-NEXT: [[VAL0:%.*]] = load <4 x i32>, <4 x i32>* [[SRC:%.*]], align 16
55 ; OFF-NEXT: [[VAL0:%.*]] = load <4 x i32>, <4 x i32>* [[SRC:%.*]], align 16
H A Dvariable-insertelement.ll12 ; DEFAULT-NEXT: [[SRC_I0:%.*]] = extractelement <4 x i32> [[SRC:%.*]], i32 0
15 ; DEFAULT-NEXT: [[SRC_I1:%.*]] = extractelement <4 x i32> [[SRC]], i32 1
18 ; DEFAULT-NEXT: [[SRC_I2:%.*]] = extractelement <4 x i32> [[SRC]], i32 2
21 ; DEFAULT-NEXT: [[SRC_I3:%.*]] = extractelement <4 x i32> [[SRC]], i32 3
30 ; OFF-NEXT: [[RES:%.*]] = insertelement <4 x i32> [[SRC:%.*]], i32 [[VAL:%.*]], i32 [[INDEX:%.*]]
39 ; DEFAULT-NEXT: [[VAL0:%.*]] = load <4 x i32>, <4 x i32>* [[SRC:%.*]], align 16
64 ; OFF-NEXT: [[VAL0:%.*]] = load <4 x i32>, <4 x i32>* [[SRC:%.*]], align 16
/llvm-project-15.0.7/llvm/test/tools/llvm-profdata/
H A Dnocompress.test4 $ SRC=path/to/llvm
5 $ CFE=$SRC/tools/clang
6 $ TESTDIR=$SRC/test/tools/llvm-profdata
/llvm-project-15.0.7/clang/test/CodeGenObjCXX/
H A Darc-weak.mm12 // CHECK: [[SRC:%.*]] = alloca [[B:%.*]]**, align 8
14 // CHECK: [[T0:%.*]] = load [[B]]**, [[B]]*** [[SRC]], align 8
26 // CHECK: [[SRC:%.*]] = alloca [[B:%.*]]**, align 8
28 // CHECK: [[T0:%.*]] = load [[B]]**, [[B]]*** [[SRC]], align 8
H A Dproperty-object-conditional-exp.mm25 // CHECK: [[SRC:%.*]] = call { i8*, i32 } bitcast (i8* (i8*, i8*, ...)* @objc_msgSend
27 // CHECK-NEXT:getelementptr inbounds { i8*, i32 }, { i8*, i32 }* [[SRC:%.*]]
30 // CHECK-NEXT:getelementptr inbounds { i8*, i32 }, { i8*, i32 }* [[SRC:%.*]]
/llvm-project-15.0.7/clang-tools-extra/test/clang-tidy/checkers/bugprone/
H A Dnot-null-terminated-result-memcpy-safe-other.c10 #define SRC "foo" macro
103 memcpy(dest05, SRC, SRC_LENGTH); in bad_memcpy_macro()
111 strcpy(dst05, SRC); in good_memcpy_macro()
/llvm-project-15.0.7/llvm/lib/Target/M68k/
H A DM68kInstrData.td117 (outs DST.Op:$dst), (ins SRC.Op:$src),
145 [(store SRC.ImmPat:$src, DST.Pat:$dst)], ENC>;
171 : MxMove<TYPE.Prefix, (outs DST.Op:$dst), (ins SRC.Op:$src),
172 [(set TYPE.VT:$dst, SRC.ImmPat:$src)], ENC>;
189 : MxMove<TYPE.Prefix, (outs DST.Op:$dst), (ins SRC.Op:$src),
190 [(set TYPE.VT:$dst, (TYPE.Load SRC.Pat:$src))],
215 class MxMove_MM<MxType TYPE, MxOpBundle DST, MxOpBundle SRC,
218 [(store (TYPE.Load SRC.Pat:$src), DST.Pat:$dst)],
427 class MxLEA<MxOpBundle SRC, MxEncMemOp SRC_ENC>
428 : MxInst<(outs MxARD32:$dst), (ins SRC.Op:$src),
[all …]
/llvm-project-15.0.7/libc/loader/linux/
H A DCMakeLists.txt5 "SRC" # Single value arguments
77 SRC
83 SRC

1234567