Searched refs:SDst (Results 1 – 6 of 6) sorted by relevance
| /llvm-project-15.0.7/clang/test/CodeGenOpenCL/ |
| H A D | pipe_types.cl | 45 void test_reserved_read_pipe(global struct Person *SDst,
48 read_pipe (SPipe, SDst);
50 read_pipe (SPipe, SDst);
|
| H A D | pipe_types_mangling.cl | 78 void test_reserved_read_pipe(global struct Person *SDst,
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | SIShrinkInstructions.cpp | 920 const MachineOperand *SDst = TII->getNamedOperand(MI, in runOnMachineFunction() local
923 if (SDst) { in runOnMachineFunction()
926 if (SDst->getReg() != VCCReg) { in runOnMachineFunction()
927 if (SDst->getReg().isVirtual()) in runOnMachineFunction()
928 MRI->setRegAllocationHint(SDst->getReg(), 0, VCCReg); in runOnMachineFunction()
956 if (SDst && SDst->isDead()) in runOnMachineFunction()
|
| H A D | GCNDPPCombine.cpp | 126 if (const auto *SDst = TII->getNamedOperand(MI, AMDGPU::OpName::sdst)) { in isShrinkable() local
130 if (!MRI->use_nodbg_empty(SDst->getReg())) in isShrinkable()
230 if (auto *SDst = TII->getNamedOperand(OrigMI, AMDGPU::OpName::sdst)) { in createDPPInst() local
231 if (TII->isOperandLegal(*DPPInst.getInstr(), NumOperands, SDst)) { in createDPPInst()
232 DPPInst.add(*SDst); in createDPPInst()
|
| H A D | SIPeepholeSDWA.cpp | 935 const MachineOperand *SDst = TII->getNamedOperand(MI, AMDGPU::OpName::sdst); in isConvertibleToSDWA() local
936 if (SDst && (SDst->getReg() != AMDGPU::VCC && in isConvertibleToSDWA()
937 SDst->getReg() != AMDGPU::VCC_LO)) in isConvertibleToSDWA()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/Disassembler/ |
| H A D | AMDGPUDisassembler.cpp | 739 int SDst = AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::sdst); in convertSDWAInst() local
740 if (SDst != -1) { in convertSDWAInst()
|