Searched refs:SAHF (Results 1 – 9 of 9) sorted by relevance
| /llvm-project-15.0.7/llvm/include/llvm/Support/ |
| H A D | X86TargetParser.def | 185 X86_FEATURE (SAHF, "sahf")
|
| /llvm-project-15.0.7/llvm/test/CodeGen/X86/ |
| H A D | flags-copy-lowering.mir | 3 # Lower various interesting copy patterns of EFLAGS without using LAHF/SAHF.
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86ScheduleBdVer2.td | 531 def : InstRW<[PdWriteSAHF], (instrs SAHF)>;
|
| H A D | X86ISelDAGToDAG.cpp | 5560 SDValue SAHF = SDValue( in Select() local 5561 CurDAG->getMachineNode(X86::SAHF, dl, MVT::i32, AH.getValue(1)), 0); in Select() 5566 ReplaceUses(SDValue(Node, 0), SAHF); in Select()
|
| H A D | X86.td | 240 "Support LAHF and SAHF instructions in 64-bit mode">;
|
| H A D | X86InstrInfo.td | 1870 def SAHF : I<0x9E, RawFrm, (outs), (ins), "sahf", []>, // flags = AH
|
| /llvm-project-15.0.7/bolt/lib/Target/X86/ |
| H A D | X86MCPlusBuilder.cpp | 3184 Inst.setOpcode(X86::SAHF); in createX86Sahf()
|
| /llvm-project-15.0.7/llvm/docs/ |
| H A D | CodeGenerator.rst | 403 MI = BuildMI(MBB, DL, TII.get(X86::SAHF));
|
| /llvm-project-15.0.7/clang/docs/ |
| H A D | UsersManual.rst | 3576 - ``-march=x86-64-v2``: (close to Nehalem) CMPXCHG16B, LAHF-SAHF, POPCNT, SSE3, SSE4.1, SSE4.2, SSS…
|