Home
last modified time | relevance | path

Searched refs:SA0 (Results 1 – 11 of 11) sorted by relevance

/llvm-project-15.0.7/llvm/test/CodeGen/X86/
H A Dmmx-coalescing.ll38 %SA0 = getelementptr inbounds %SA, ptr %pSA, i64 0, i32 1
39 %v1 = load i32, ptr %SA0, align 4
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCChecker.h112 return (Hexagon::SA0 == R || Hexagon::LC0 == R || Hexagon::SA1 == R || in isLoopRegister()
H A DHexagonMCChecker.cpp46 Defs[Hexagon::SA0].insert(Unconditional); // FIXME: define or change SA0? in init()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonPseudo.td91 Defs = [PC, LC0], Uses = [SA0, LC0] in {
105 Defs = [PC, LC0, LC1], Uses = [SA0, SA1, LC0, LC1] in {
149 let Defs = [SA0, LC0, USR], isCodeGenOnly = 1, isExtended = 1,
H A DHexagonRegisterInfo.cpp162 Reserved.set(Hexagon::SA0); // C0 in getReservedRegs()
H A DHexagonRegisterInfo.td173 def SA0: Rc<0, "sa0", ["c0"]>, DwarfRegNum<[67]>;
206 def C1_0 : Rcc<0, "c1:0", [SA0, LC0], ["lc0:sa0"]>, DwarfRegNum<[67]>;
560 (add LC0, SA0, LC1, SA1, P3_0, C5, C8, PC, UGP, GP, CS0, CS1,
H A DHexagonHardwareLoops.cpp999 static const unsigned Regs01[] = { LC0, SA0, LC1, SA1 }; in isInvalidLoopOperation()
H A DHexagonISelLowering.cpp327 .Case("sa0", Hexagon::SA0) in getRegisterByName()
H A DHexagonDepInstrInfo.td5010 let Uses = [LC0, SA0];
5021 let Uses = [LC0, LC1, SA0, SA1];
5621 let Defs = [LC0, SA0, USR];
5639 let Defs = [LC0, SA0, USR];
5703 let Defs = [LC0, P3, SA0, USR];
5722 let Defs = [LC0, P3, SA0, USR];
5740 let Defs = [LC0, P3, SA0, USR];
5759 let Defs = [LC0, P3, SA0, USR];
5777 let Defs = [LC0, P3, SA0, USR];
5796 let Defs = [LC0, P3, SA0, USR];
/llvm-project-15.0.7/llvm/lib/Transforms/InstCombine/
H A DInstCombineSelect.cpp2206 Value *SV0, *SV1, *SA0, *SA1; in foldSelectFunnelShift() local
2208 m_ZExtOrSelf(m_Value(SA0))))) || in foldSelectFunnelShift()
2218 std::swap(SA0, SA1); in foldSelectFunnelShift()
2226 if (match(SA1, m_OneUse(m_Sub(m_SpecificInt(Width), m_Specific(SA0))))) in foldSelectFunnelShift()
2227 ShAmt = SA0; in foldSelectFunnelShift()
2228 else if (match(SA0, m_OneUse(m_Sub(m_SpecificInt(Width), m_Specific(SA1))))) in foldSelectFunnelShift()
2237 bool IsFshl = (ShAmt == SA0); in foldSelectFunnelShift()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/Disassembler/
H A DHexagonDisassembler.cpp673 /* 0 */ SA0, LC0, SA1, LC1, in DecodeCtrRegsRegisterClass()