| /llvm-project-15.0.7/polly/lib/External/isl/test_inputs/codegen/cloog/ |
| H A D | usvd_e_t.c | 82 S19(8, 1, -2); 84 S19(8, 1, -1); 85 S19(8, 1, 0); 93 S19(8, 2, -2); 97 S19(8, 2, -1); 100 S19(8, 2, 0); 179 S19(9, c1, c2); 192 S19(9, 3, c2); 270 S19(10, c1, 0); 289 S19(10, 4, 0);
|
| H A D | usvd_e_t.st | 1 …, i1, i2] : i0 >= 8 and i1 >= 4 and i1 <= 8 and i2 <= 3 and i2 >= -7 + i0; S19[i0, i1, i2] : i0 >=… 5 …S19[i0, i1, i2] -> [(i0)]; S20[i0, i1, i2] -> [(i0)]; S11[i0, i1, i2] -> [(i0)]; S1[i0, i1, i2] ->… 27 - filter: "{ S19[i0, i1, i2] }"
|
| H A D | swim.c | 20 S19();
|
| H A D | swim.st | 1 … i1 <= N and i2 >= 1 and i2 <= N; S75[i0] : M = 1 and i0 >= 2 and i0 <= P; S19[] : M = 1; S50[i0, … 24 - filter: "[M, N, O, P, Q, R] -> { S19[] }"
|
| /llvm-project-15.0.7/clang/test/SemaCXX/ |
| H A D | attr-trivial-abi.cpp | 152 struct __attribute__((trivial_abi)) S19 { // expected-warning {{'trivial_abi' cannot be applied to … struct 157 static_assert(__is_trivially_relocatable(S19), ""); 159 static_assert(!__is_trivially_relocatable(S19), "");
|
| /llvm-project-15.0.7/clang/test/CodeGenCXX/ |
| H A D | warn-padded-packed.cpp | 98 struct S19 { // expected-warning {{packed attribute is unnecessary for 'S19'}} struct 152 S14*, S15*, S16*, S17*, S18*, S19*, S20*, S21*, S22*, S23*, S24*, S25*, in f() argument
|
| H A D | microsoft-abi-static-initializers.cpp | 78 static S S19; in MultipleStatics() local
|
| /llvm-project-15.0.7/clang/test/PCH/ |
| H A D | cxx-key-functions.cpp | 27 struct S19 { virtual void f(); }; struct 83 S10, S11, S12, S13, S14, S15, S16, S17, S18, S19,
|
| /llvm-project-15.0.7/clang/test/SemaObjCXX/ |
| H A D | attr-trivial-abi.mm | 125 …struct __attribute__((trivial_abi)) S19 { // expected-warning {{'trivial_abi' cannot be applied to…
|
| /llvm-project-15.0.7/mlir/test/Dialect/Vector/ |
| H A D | vector-transforms.mlir | 108 // CHECK-NEXT: %[[S19:.*]] = vector.extract_strided_slice %{{.*}} {offsets = [0, 2], sizes = [2, 2]… 112 …ypes = ["parallel", "parallel", "reduction"], kind = #vector.kind<add>} %[[S19]], %[[S20]], %[[R1S… 222 // CHECK-NEXT: %[[S19:.*]] = vector.constant_mask [2, 2] : vector<2x2xi1> 226 …", "parallel"], kind = #vector.kind<add>} %[[S16]], %[[S17]], %[[S18]], %[[S19]], %[[S20]] : vecto…
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64PBQPRegAlloc.cpp | 56 case AArch64::S19: in isOdd()
|
| H A D | AArch64RegisterInfo.td | 348 def S19 : AArch64Reg<19, "s19", [H19]>, DwarfRegAlias<B19>; 383 def D19 : AArch64Reg<19, "d19", [S19], ["v19", ""]>, DwarfRegAlias<B19>;
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonRegisterInfo.td | 308 def S19 : Rs<19, "s19", ["s19"]>, DwarfRegNum<[163]>; 383 def S19_18 : Rss<18, "s19:18", [SYSCFG, S19]>, DwarfRegNum<[162]>; 601 S19, S23, S25,
|
| /llvm-project-15.0.7/clang/test/Modules/ |
| H A D | odr_hash.cpp | 3063 struct S19 { struct 3068 struct S19 { struct 3073 S19 s19;
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMRegisterInfo.td | 111 def S18 : ARMFReg<18, "s18">; def S19 : ARMFReg<19, "s19">; 130 def D9 : ARMReg< 9, "d9", [S18, S19]>, DwarfRegNum<[265]>;
|
| H A D | ARMCallingConv.td | 116 CCIfType<[f32], CCAssignToReg<[S16, S17, S18, S19, S20, S21, S22, S23]>>,
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMMCTargetDesc.cpp | 268 {codeview::RegisterId::ARM_FS19, ARM::S19}, in initLLVMToCVRegMapping()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64MCTargetDesc.cpp | 157 {codeview::RegisterId::ARM64_S19, AArch64::S19}, in initLLVMToCVRegMapping()
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCCallingConv.td | 279 def CSR_SPE : CalleeSavedRegs<(add S14, S15, S16, S17, S18, S19, S20, S21, S22,
|
| H A D | PPCFrameLowering.cpp | 206 {PPC::S19, -104}, in getCalleeSavedSpillSlots()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/Disassembler/ |
| H A D | HexagonDisassembler.cpp | 784 Hexagon::SYSCFG, Hexagon::S19, Hexagon::S20,
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/Disassembler/ |
| H A D | ARMDisassembler.cpp | 1497 ARM::S16, ARM::S17, ARM::S18, ARM::S19,
|