Home
last modified time | relevance | path

Searched refs:Reverse (Results 1 – 25 of 53) sorted by relevance

123

/llvm-project-15.0.7/llvm/unittests/ADT/
H A DSequenceTest.cpp108 EXPECT_EQ(Reverse, Reverse); in TEST()
109 EXPECT_LT(Reverse - 1, Reverse); in TEST()
110 EXPECT_LE(Reverse, Reverse); in TEST()
111 EXPECT_LE(Reverse - 1, Reverse); in TEST()
112 EXPECT_GT(Reverse + 1, Reverse); in TEST()
113 EXPECT_GE(Reverse, Reverse); in TEST()
114 EXPECT_GE(Reverse + 1, Reverse); in TEST()
130 ++Reverse; in TEST()
177 EXPECT_EQ(Reverse - Reverse, 0); in TEST()
180 EXPECT_EQ((Reverse + 1) - Reverse, 1); in TEST()
[all …]
H A DIteratorTest.cpp514 TEST(ZipIteratorTest, Reverse) { in TEST() argument
/llvm-project-15.0.7/clang/lib/AST/
H A DExternalASTMerger.cpp102 ASTImporter Reverse; member in __anon14fbbf8e0111::LazyASTImporter
244 ASTImporter &GetReverse() { return Reverse; } in GetReverse()
291 ASTImporter &Reverse = in ForEachMatchingDC() local
293 if (auto SourceDC = LookupSameContext(SourceTU, DC, Reverse)) { in ForEachMatchingDC()
295 if (Callback(*Importer, Reverse, SourceDC)) in ForEachMatchingDC()
328 Interface, [&](ASTImporter &Forward, ASTImporter &Reverse, in CompleteType() argument
349 [&](ASTImporter &Forward, ASTImporter &Reverse, in CanComplete() argument
372 ASTImporter &Reverse = Importer.GetReverse(); in MaybeRecordOrigin() local
488 [&](ASTImporter &Forward, ASTImporter &Reverse, in FindExternalVisibleDeclsByName()
490 auto FromNameOrErr = Reverse.Import(Name); in FindExternalVisibleDeclsByName()
[all …]
/llvm-project-15.0.7/llvm/include/llvm/Analysis/
H A DVectorUtils.h611 InterleaveGroup(uint32_t Factor, bool Reverse, Align Alignment) in InterleaveGroup() argument
612 : Factor(Factor), Reverse(Reverse), Alignment(Alignment), in InterleaveGroup()
620 Reverse = Stride < 0; in InterleaveGroup()
624 bool isReverse() const { return Reverse; } in isReverse()
723 bool Reverse; variable
/llvm-project-15.0.7/llvm/utils/TableGen/
H A DVarLenCodeEmitterGen.cpp102 bool Reverse = Op == "descend"; in buildRec() local
103 int i = Reverse ? DI->getNumArgs() - 1 : 0; in buildRec()
104 int e = Reverse ? -1 : DI->getNumArgs(); in buildRec()
105 int s = Reverse ? -1 : 1; in buildRec()
/llvm-project-15.0.7/lldb/docs/use/
H A Dlinks.rst56 `Advanced Apple Debugging & Reverse Engineering (2018)`_
80 .. _Advanced Apple Debugging & Reverse Engineering (2018): https://www.raywenderlich.com/books/adva…
/llvm-project-15.0.7/llvm/lib/TableGen/
H A DSetTheory.cpp124 const bool Reverse; member
126 RotOp(bool Rev) : Reverse(Rev) {} in RotOp()
130 if (Reverse) in apply2()
/llvm-project-15.0.7/flang/unittests/Evaluate/
H A Dinteger.cpp245 TEST(Reverse(Ordering::Less) == Ordering::Greater); in main()
246 TEST(Reverse(Ordering::Greater) == Ordering::Less); in main()
247 TEST(Reverse(Ordering::Equal) == Ordering::Equal); in main()
/llvm-project-15.0.7/flang/include/flang/Evaluate/
H A Dcommon.h70 static constexpr Ordering Reverse(Ordering ordering) { in Reverse() function
90 static constexpr Relation Reverse(Relation relation) { in Reverse() function
/llvm-project-15.0.7/llvm/lib/Transforms/Vectorize/
H A DVPlan.h1715 bool Reverse; variable
1729 bool Consecutive, bool Reverse) in VPWidenMemoryInstructionRecipe() argument
1731 Consecutive(Consecutive), Reverse(Reverse) {
1732 assert((Consecutive || !Reverse) && "Reverse implies consecutive");
1739 bool Consecutive, bool Reverse) in VPWidenMemoryInstructionRecipe() argument
1741 Ingredient(Store), Consecutive(Consecutive), Reverse(Reverse) {
1742 assert((Consecutive || !Reverse) && "Reverse implies consecutive");
1777 bool isReverse() const { return Reverse; } in isReverse()
/llvm-project-15.0.7/polly/lib/Transform/
H A DMaximalStaticExpansion.cpp291 bool Reverse) { in mapAccess() argument
302 filterDependences(Reverse ? Dependences.reverse() : Dependences, MA); in mapAccess()
/llvm-project-15.0.7/llvm/unittests/IR/
H A DInstructionsTest.cpp1037 Constant *Reverse = ConstantVector::get({C3, C2, C1, CU}); in TEST() local
1038 EXPECT_FALSE(ShuffleVectorInst::isIdentityMask(Reverse)); in TEST()
1039 EXPECT_FALSE(ShuffleVectorInst::isSelectMask(Reverse)); in TEST()
1040 EXPECT_TRUE(ShuffleVectorInst::isReverseMask(Reverse)); in TEST()
1041 EXPECT_TRUE(ShuffleVectorInst::isSingleSourceMask(Reverse)); // reverse is always single source in TEST()
1042 EXPECT_FALSE(ShuffleVectorInst::isZeroEltSplatMask(Reverse)); in TEST()
1043 EXPECT_FALSE(ShuffleVectorInst::isTransposeMask(Reverse)); in TEST()
/llvm-project-15.0.7/polly/include/polly/Support/
H A DISLTools.h339 isl::union_map Writes, bool Reverse,
/llvm-project-15.0.7/llvm/test/CodeGen/SystemZ/
H A Dint-cmp-45.ll36 ; Reverse the select order and test with LOCR.
/llvm-project-15.0.7/polly/lib/Support/
H A DISLTools.cpp302 isl::union_map Writes, bool Reverse, in computeReachingWrite() argument
310 if (Reverse) in computeReachingWrite()
333 if (Reverse) in computeReachingWrite()
/llvm-project-15.0.7/clang/include/clang/Analysis/Analyses/
H A DThreadSafetyCommon.h420 CallingContext *Ctx, bool Reverse = false);
/llvm-project-15.0.7/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp506 CallingContext *Ctx, bool Reverse) { in translateBinOp() argument
509 if (Reverse) in translateBinOp()
/llvm-project-15.0.7/llvm/test/Analysis/CostModel/AArch64/
H A Dshuffle-reverse.ll8 ;; Reverse shuffles should be lowered to vrev and possibly a vext (for quadwords, on neon)
/llvm-project-15.0.7/llvm/docs/GlobalISel/
H A DGenericOpcode.rst229 Reverse the order of the bytes in a scalar.
238 Reverse the order of the bits in a scalar.
/llvm-project-15.0.7/clang-tools-extra/docs/clang-tidy/checks/modernize/
H A Dloop-convert.rst121 Reverse Iterator Support
/llvm-project-15.0.7/llvm/docs/
H A DLexicon.rst273 Reverse postorder
/llvm-project-15.0.7/llvm/test/Analysis/CostModel/SystemZ/
H A Dshuffle.ll6 ;; Reverse shuffles
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonISelDAGToDAGHVX.cpp328 Reverse enumerator
398 getControls(V, 0, Reverse); in run()
414 getControls(R, Log, Reverse); in run()
/llvm-project-15.0.7/bolt/test/X86/
H A Dbug-reorder-bb-jrcxz.s3 # follow options: None, Normal or Reverse. Other strategies
/llvm-project-15.0.7/llvm/lib/MC/
H A DMCWin64EH.cpp569 bool Reverse) { in simplifyARM64Opcodes() argument
621 if (Reverse) { in simplifyARM64Opcodes()

123