| /llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64PreLegalizerCombiner.cpp | 267 Register ResVal = MI.getOperand(0).getReg(); in tryToSimplifyUADDO() local
268 LLT OpTy = MRI.getType(ResVal); in tryToSimplifyUADDO()
300 if (any_of(MRI.use_nodbg_instructions(ResVal), in tryToSimplifyUADDO()
326 B.buildZExtOrTrunc(ResVal, AddDst); in tryToSimplifyUADDO()
327 for (MachineOperand &U : make_early_inc_range(MRI.use_operands(ResVal))) { in tryToSimplifyUADDO()
|
| /llvm-project-15.0.7/clang/lib/Lex/ |
| H A D | PPExpressions.cpp | 889 PPValue ResVal(BitWidth); in EvaluateDirectiveExpression() local
892 if (EvaluateValue(ResVal, Tok, DT, true, *this)) { in EvaluateDirectiveExpression()
920 return {ResVal.Val != 0, DT.IncludedUndefinedIds, ResVal.getRange()}; in EvaluateDirectiveExpression()
925 if (EvaluateDirectiveSubExpr(ResVal, getPrecedence(tok::question), in EvaluateDirectiveExpression()
933 return {false, DT.IncludedUndefinedIds, ResVal.getRange()}; in EvaluateDirectiveExpression()
945 return {ResVal.Val != 0, DT.IncludedUndefinedIds, ResVal.getRange()}; in EvaluateDirectiveExpression()
|
| /llvm-project-15.0.7/clang/lib/CodeGen/ |
| H A D | CGExprComplex.cpp | 954 ComplexPairTy ResVal = in EmitCompoundAssignLValue() local
956 EmitStoreOfComplex(ResVal, LHS, /*isInit*/ false); in EmitCompoundAssignLValue()
957 Val = RValue::getComplex(ResVal); in EmitCompoundAssignLValue()
959 llvm::Value *ResVal = in EmitCompoundAssignLValue() local
961 CGF.EmitStoreOfScalar(ResVal, LHS, /*isInit*/ false); in EmitCompoundAssignLValue()
962 Val = RValue::get(ResVal); in EmitCompoundAssignLValue()
|
| H A D | CGAtomic.cpp | 1319 llvm::Value *ResVal = Res.getScalarVal(); in EmitAtomicExpr() local
1322 ResVal = EmitPostAtomicMinMax(Builder, E->getOp(), in EmitAtomicExpr()
1324 ResVal, LoadVal1); in EmitAtomicExpr()
1327 ResVal = Builder.CreateBinOp(PostOp, ResVal, LoadVal1); in EmitAtomicExpr()
1330 ResVal = Builder.CreateNot(ResVal); in EmitAtomicExpr()
1333 ResVal, Builder.CreateElementBitCast(Dest, ResVal->getType())); in EmitAtomicExpr()
|
| /llvm-project-15.0.7/llvm/lib/Bitcode/Reader/ |
| H A D | BitcodeReader.cpp | 742 unsigned InstNum, Value *&ResVal, unsigned &TypeID, in getValueTypePair() argument
753 ResVal = getFnValueByID(ValNo, nullptr, TypeID, ConstExprInsertBB); in getValueTypePair()
754 assert((!ResVal || ResVal->getType() == getTypeByID(TypeID)) && in getValueTypePair()
756 return ResVal == nullptr; in getValueTypePair()
762 ResVal = getFnValueByID(ValNo, getTypeByID(TypeID), TypeID, in getValueTypePair()
764 return ResVal == nullptr; in getValueTypePair()
771 unsigned InstNum, Type *Ty, unsigned TyID, Value *&ResVal, in popValue() argument
773 if (getValue(Record, Slot, InstNum, Ty, TyID, ResVal, ConstExprInsertBB)) in popValue()
782 unsigned InstNum, Type *Ty, unsigned TyID, Value *&ResVal, in getValue() argument
784 ResVal = getValue(Record, Slot, InstNum, Ty, TyID, ConstExprInsertBB); in getValue()
[all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 6811 SDValue ResVal = BSLoad; in combineBSWAP() local
6813 ResVal = DAG.getNode(ISD::TRUNCATE, SDLoc(N), MVT::i16, BSLoad); in combineBSWAP()
6817 DCI.CombineTo(N, ResVal); in combineBSWAP()
6821 DCI.CombineTo(Load.getNode(), ResVal, BSLoad.getValue(1)); in combineBSWAP()
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 15626 SDValue ResVal = BSLoad; in PerformDAGCombine() local
15628 ResVal = DAG.getNode(ISD::TRUNCATE, dl, MVT::i16, BSLoad); in PerformDAGCombine()
15632 DCI.CombineTo(N, ResVal); in PerformDAGCombine()
15636 DCI.CombineTo(Load.getNode(), ResVal, BSLoad.getValue(1)); in PerformDAGCombine()
|