Home
last modified time | relevance | path

Searched refs:RegisterBankInfo (Results 1 – 25 of 61) sorted by relevance

123

/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DRegisterBankInfo.cpp55 RegisterBankInfo::RegisterBankInfo(RegisterBank **RegBanks, in RegisterBankInfo() function in RegisterBankInfo
158 const RegisterBankInfo::InstructionMapping &
276 const RegisterBankInfo::PartialMapping &
293 const RegisterBankInfo::ValueMapping &
310 const RegisterBankInfo::ValueMapping &
328 const RegisterBankInfo::ValueMapping *
358 const RegisterBankInfo::ValueMapping *RegisterBankInfo::getOperandsMapping( in getOperandsMapping()
364 const RegisterBankInfo::ValueMapping *RegisterBankInfo::getOperandsMapping( in getOperandsMapping()
377 const RegisterBankInfo::InstructionMapping &
410 RegisterBankInfo::InstructionMappings
[all …]
/llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/
H A DAArch64RegisterBankInfo.h25 class AArch64GenRegisterBankInfo : public RegisterBankInfo {
45 static RegisterBankInfo::PartialMapping PartMappings[];
46 static RegisterBankInfo::ValueMapping ValMappings[];
81 static const RegisterBankInfo::ValueMapping *
87 static const RegisterBankInfo::ValueMapping *
96 static const RegisterBankInfo::ValueMapping *
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DRegisterBankInfo.h39 class RegisterBankInfo {
418 RegisterBankInfo(RegisterBank **RegBanks, unsigned NumRegBanks);
426 RegisterBankInfo() { in RegisterBankInfo() function
572 virtual ~RegisterBankInfo() = default;
576 return const_cast<RegisterBankInfo *>(this)->getRegBank(ID); in getRegBank()
745 const RegisterBankInfo::PartialMapping &PartMapping) {
751 operator<<(raw_ostream &OS, const RegisterBankInfo::ValueMapping &ValMapping) {
758 const RegisterBankInfo::InstructionMapping &InstrMapping) {
764 operator<<(raw_ostream &OS, const RegisterBankInfo::OperandsMapper &OpdMapper) {
771 hash_code hash_value(const RegisterBankInfo::PartialMapping &PartMapping);
H A DRegisterBank.h20 class RegisterBankInfo; variable
40 friend RegisterBankInfo; variable
H A DTargetSubtargetInfo.h42 class RegisterBankInfo; variable
129 virtual const RegisterBankInfo *getRegBankInfo() const { return nullptr; } in getRegBankInfo()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86RegisterBankInfo.h25 class X86GenRegisterBankInfo : public RegisterBankInfo {
32 static RegisterBankInfo::PartialMapping PartMappings[];
33 static RegisterBankInfo::ValueMapping ValMappings[];
36 static const RegisterBankInfo::ValueMapping *
H A DX86RegisterBankInfo.cpp143 const RegisterBankInfo::InstructionMapping &
160 const RegisterBankInfo::InstructionMapping &
276 RegisterBankInfo::InstructionMappings
304 const RegisterBankInfo::InstructionMapping &Mapping = getInstructionMapping( in getInstrAlternativeMappings()
313 return RegisterBankInfo::getInstrAlternativeMappings(MI); in getInstrAlternativeMappings()
H A DX86GenRegisterBankInfo.def14 RegisterBankInfo::PartialMapping X86GenRegisterBankInfo::PartMappings[]{
51 RegisterBankInfo::ValueMapping X86GenRegisterBankInfo::ValMappings[]{
87 const RegisterBankInfo::ValueMapping *
H A DX86Subtarget.h35 class RegisterBankInfo; variable
92 std::unique_ptr<RegisterBankInfo> RegBankInfo;
162 const RegisterBankInfo *getRegBankInfo() const override;
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/GlobalISel/
H A DRegBankSelect.h487 const RegisterBankInfo *RBI = nullptr;
528 const RegisterBankInfo::ValueMapping &ValMapping,
564 const RegisterBankInfo::ValueMapping &ValMapping,
576 const RegisterBankInfo::ValueMapping &ValMapping) const;
580 const RegisterBankInfo::InstructionMapping &
582 RegisterBankInfo::InstructionMappings &PossibleMappings,
594 const RegisterBankInfo::InstructionMapping &InstrMapping,
608 const RegisterBankInfo::ValueMapping &ValMapping) const;
615 const RegisterBankInfo::InstructionMapping &InstrMapping,
H A DUtils.h43 class RegisterBankInfo; variable
91 const RegisterBankInfo &RBI, Register Reg,
106 const RegisterBankInfo &RBI,
125 const RegisterBankInfo &RBI,
141 const RegisterBankInfo &RBI);
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUGenRegisterBankInfo.def45 const RegisterBankInfo::PartialMapping PartMappings[] {
78 const RegisterBankInfo::ValueMapping ValMappings[] {
125 const RegisterBankInfo::PartialMapping SGPROnly64BreakDown[] {
139 const RegisterBankInfo::ValueMapping ValMappingsSGPR64OnlyVGPR32[] {
154 const RegisterBankInfo::ValueMapping *getValueMapping(unsigned BankID,
201 const RegisterBankInfo::ValueMapping *getValueMappingSGPR64Only(unsigned BankID,
215 const RegisterBankInfo::ValueMapping *getValueMappingSplit64(unsigned BankID,
H A DAMDGPURegisterBankInfo.h34 class AMDGPUGenRegisterBankInfo : public RegisterBankInfo {
103 const RegisterBankInfo::InstructionMapping &
143 RegisterBankInfo::InstructionMappings
147 RegisterBankInfo::InstructionMappings
/llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/
H A DRegBankSelect.cpp111 Register Reg, const RegisterBankInfo::ValueMapping &ValMapping, in assignmentMatch()
134 MachineOperand &MO, const RegisterBankInfo::ValueMapping &ValMapping, in repairReg()
238 const RegisterBankInfo::ValueMapping &ValMapping) const { in getRepairCost()
294 const RegisterBankInfo::InstructionMapping *BestMapping = nullptr; in findBestMapping()
297 for (const RegisterBankInfo::InstructionMapping *CurMapping : in findBestMapping()
324 const RegisterBankInfo::ValueMapping &ValMapping) const { in tryAvoidingSplit()
475 const RegisterBankInfo::ValueMapping &ValMapping = in computeMapping()
584 RegisterBankInfo::OperandsMapper OpdMapper(MI, InstrMapping, *MRI); in applyMapping()
595 const RegisterBankInfo::ValueMapping &ValMapping = in applyMapping()
646 const RegisterBankInfo::InstructionMapping *BestMapping; in assignInstr()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/M68k/GISel/
H A DM68kRegisterBankInfo.cpp36 RegisterBankInfo::PartialMapping PartMappings[]{
46 RegisterBankInfo::ValueMapping ValueMappings[] = {
67 const RegisterBankInfo::InstructionMapping &
/llvm-project-15.0.7/llvm/lib/Target/SPIRV/
H A DSPIRV.h20 class RegisterBankInfo; variable
28 const RegisterBankInfo &RBI);
H A DSPIRVSubtarget.h49 std::unique_ptr<RegisterBankInfo> RegBankInfo;
71 const RegisterBankInfo *getRegBankInfo() const override { in getRegBankInfo()
H A DSPIRVRegisterBankInfo.h25 class SPIRVGenRegisterBankInfo : public RegisterBankInfo {
/llvm-project-15.0.7/llvm/docs/GlobalISel/
H A DRegBankSelect.rst11 :ref:`RegisterBankInfo <api-registerbankinfo>`.
24 API: RegisterBankInfo
27 The ``RegisterBankInfo`` class describes multiple aspects of register banks.
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMRegisterBankInfo.cpp38 RegisterBankInfo::PartialMapping PartMappings[]{
48 static bool checkPartMapping(const RegisterBankInfo::PartialMapping &PM, in checkPartMapping()
75 RegisterBankInfo::ValueMapping ValueMappings[] = {
92 static bool checkValueMapping(const RegisterBankInfo::ValueMapping &VM, in checkValueMapping()
93 RegisterBankInfo::PartialMapping *BreakDown) { in checkValueMapping()
214 const RegisterBankInfo::InstructionMapping &
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64GenRegisterBankInfo.def14 RegisterBankInfo::PartialMapping AArch64GenRegisterBankInfo::PartMappings[]{
37 RegisterBankInfo::ValueMapping AArch64GenRegisterBankInfo::ValMappings[]{
198 const RegisterBankInfo::ValueMapping *
222 const RegisterBankInfo::ValueMapping *
245 const RegisterBankInfo::ValueMapping *
/llvm-project-15.0.7/llvm/lib/Target/M68k/
H A DM68kSubtarget.h172 std::unique_ptr<RegisterBankInfo> RegBankInfo;
178 const RegisterBankInfo *getRegBankInfo() const override;
/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMipsRegisterBankInfo.cpp35 RegisterBankInfo::PartialMapping PartMappings[]{
50 RegisterBankInfo::ValueMapping ValueMappings[] = {
369 const RegisterBankInfo &RBI = in setTypesAccordingToPhysicalRegister()
423 const RegisterBankInfo::InstructionMapping &
436 const RegisterBankInfo::InstructionMapping &Mapping = in getInstrMapping()
549 const RegisterBankInfo::ValueMapping *Bank = getFprbMapping(Op0Size); in getInstrMapping()
558 const RegisterBankInfo::ValueMapping *Bank = in getInstrMapping()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/GISel/
H A DPPCRegisterBankInfo.h27 class PPCGenRegisterBankInfo : public RegisterBankInfo {
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVRegisterBankInfo.h25 class RISCVGenRegisterBankInfo : public RegisterBankInfo {

123