Home
last modified time | relevance | path

Searched refs:Reg64 (Results 1 – 3 of 3) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/SystemZ/
H A DSystemZInstrInfo.cpp219 const Register Reg64 = MI->getOperand(0).getReg(); in expandLoadStackGuard() local
220 const Register Reg32 = RI.getSubReg(Reg64, SystemZ::subreg_l32); in expandLoadStackGuard()
228 .addReg(Reg64, RegState::ImplicitDefine); in expandLoadStackGuard()
231 BuildMI(*MBB, MI, MI->getDebugLoc(), get(SystemZ::SLLG), Reg64) in expandLoadStackGuard()
232 .addReg(Reg64) in expandLoadStackGuard()
242 MachineInstrBuilder(MF, MI).addReg(Reg64).addImm(40).addReg(0); in expandLoadStackGuard()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64RegisterInfo.td547 multiclass VectorList<int count, RegisterClass Reg64, RegisterClass Reg128> {
555 def "64" : RegisterOperand<Reg64, "printImplicitlyTypedVectorList"> {
573 def "8b" : TypedVecListRegOperand<Reg64, 8, "b"> {
579 def "4h" : TypedVecListRegOperand<Reg64, 4, "h"> {
585 def "2s" : TypedVecListRegOperand<Reg64, 2, "s"> {
591 def "1d" : TypedVecListRegOperand<Reg64, 1, "d"> {
H A DAArch64FastISel.cpp1859 Register Reg64 = createResultReg(&AArch64::GPR64RegClass); in emitLoad() local
1861 TII.get(AArch64::SUBREG_TO_REG), Reg64) in emitLoad()
1865 ResultReg = Reg64; in emitLoad()
3946 Register Reg64 = MRI.createVirtualRegister(&AArch64::GPR64RegClass); in emiti1Ext() local
3948 TII.get(AArch64::SUBREG_TO_REG), Reg64) in emiti1Ext()
3952 ResultReg = Reg64; in emiti1Ext()
4466 Register Reg64 = createResultReg(&AArch64::GPR64RegClass); in optimizeIntExtLoad() local
4468 TII.get(AArch64::SUBREG_TO_REG), Reg64) in optimizeIntExtLoad()
4472 Reg = Reg64; in optimizeIntExtLoad()