Home
last modified time | relevance | path

Searched refs:PredRegFlags (Results 1 – 3 of 3) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonHardwareLoops.cpp462 unsigned PredR, PredPos, PredRegFlags; in findInductionRegister() local
463 if (!TII->getPredReg(Cond, PredR, PredPos, PredRegFlags)) in findInductionRegister()
648 unsigned PredReg, PredPos, PredRegFlags; in getLoopTripCount() local
649 if (!TII->getPredReg(Cond, PredReg, PredPos, PredRegFlags)) in getLoopTripCount()
H A DHexagonInstrInfo.h467 unsigned &PredRegPos, unsigned &PredRegFlags) const;
H A DHexagonInstrInfo.cpp1693 unsigned PredReg, PredRegPos, PredRegFlags; in PredicateInstruction() local
1694 bool GotPredReg = getPredReg(Cond, PredReg, PredRegPos, PredRegFlags); in PredicateInstruction()
1697 T.addReg(PredReg, PredRegFlags); in PredicateInstruction()
4513 unsigned &PredReg, unsigned &PredRegPos, unsigned &PredRegFlags) const { in getPredReg()
4524 PredRegFlags = 0; in getPredReg()
4526 PredRegFlags = RegState::Implicit; in getPredReg()
4528 PredRegFlags |= RegState::Undef; in getPredReg()