Home
last modified time | relevance | path

Searched refs:PossibleRegsForVar (Results 1 – 1 of 1) sorted by relevance

/llvm-project-15.0.7/llvm/tools/llvm-exegesis/lib/
H A DParallelSnippetGenerator.cpp124 std::vector<BitVector> PossibleRegsForVar; in generateSnippetUsingStaticRenaming() local
131 PossibleRegsForVar.push_back(std::move(PossibleRegs)); in generateSnippetUsingStaticRenaming()
140 PossibleRegsForVar[VarId].find_next(Iterators[VarId]); in generateSnippetUsingStaticRenaming()
149 for (BitVector &OtherPossibleRegs : PossibleRegsForVar) { in generateSnippetUsingStaticRenaming()