| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64GenRegisterBankInfo.def | 14 RegisterBankInfo::PartialMapping AArch64GenRegisterBankInfo::PartMappings[]{
44 {&AArch64GenRegisterBankInfo::PartMappings[PMI_FPR16 - PMI_Min], 1},
45 {&AArch64GenRegisterBankInfo::PartMappings[PMI_FPR16 - PMI_Min], 1},
46 {&AArch64GenRegisterBankInfo::PartMappings[PMI_FPR16 - PMI_Min], 1},
48 {&AArch64GenRegisterBankInfo::PartMappings[PMI_FPR32 - PMI_Min], 1},
49 {&AArch64GenRegisterBankInfo::PartMappings[PMI_FPR32 - PMI_Min], 1},
50 {&AArch64GenRegisterBankInfo::PartMappings[PMI_FPR32 - PMI_Min], 1},
52 {&AArch64GenRegisterBankInfo::PartMappings[PMI_FPR64 - PMI_Min], 1},
53 {&AArch64GenRegisterBankInfo::PartMappings[PMI_FPR64 - PMI_Min], 1},
54 {&AArch64GenRegisterBankInfo::PartMappings[PMI_FPR64 - PMI_Min], 1},
[all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUGenRegisterBankInfo.def | 80 {&PartMappings[0], 1},
83 {&PartMappings[1], 1}, // 1
87 {&PartMappings[2], 1}, // 16
88 {&PartMappings[3], 1}, // 32
89 {&PartMappings[4], 1}, // 64
90 {&PartMappings[5], 1}, // 128
91 {&PartMappings[6], 1}, // 256
96 {&PartMappings[9], 1}, // 1
107 {&PartMappings[17], 1},
108 {&PartMappings[18], 1},
[all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMRegisterBankInfo.cpp | 38 RegisterBankInfo::PartialMapping PartMappings[]{ variable
79 {&PartMappings[PMI_GPR - PMI_Min], 1},
80 {&PartMappings[PMI_GPR - PMI_Min], 1},
81 {&PartMappings[PMI_GPR - PMI_Min], 1},
83 {&PartMappings[PMI_SPR - PMI_Min], 1},
84 {&PartMappings[PMI_SPR - PMI_Min], 1},
85 {&PartMappings[PMI_SPR - PMI_Min], 1},
87 {&PartMappings[PMI_DPR - PMI_Min], 1},
88 {&PartMappings[PMI_DPR - PMI_Min], 1},
89 {&PartMappings[PMI_DPR - PMI_Min], 1}};
[all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/M68k/GISel/ |
| H A D | M68kRegisterBankInfo.cpp | 36 RegisterBankInfo::PartialMapping PartMappings[]{ variable
50 {&PartMappings[PMI_GPR - PMI_Min], 1},
51 {&PartMappings[PMI_GPR - PMI_Min], 1},
52 {&PartMappings[PMI_GPR - PMI_Min], 1},
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsRegisterBankInfo.cpp | 54 {&PartMappings[PMI_GPR - PMI_Min], 1},
55 {&PartMappings[PMI_GPR - PMI_Min], 1},
56 {&PartMappings[PMI_GPR - PMI_Min], 1},
58 {&PartMappings[PMI_SPR - PMI_Min], 1},
59 {&PartMappings[PMI_SPR - PMI_Min], 1},
60 {&PartMappings[PMI_SPR - PMI_Min], 1},
62 {&PartMappings[PMI_DPR - PMI_Min], 1},
63 {&PartMappings[PMI_DPR - PMI_Min], 1},
64 {&PartMappings[PMI_DPR - PMI_Min], 1},
66 {&PartMappings[PMI_MSA - PMI_Min], 1},
[all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86GenRegisterBankInfo.def | 14 RegisterBankInfo::PartialMapping X86GenRegisterBankInfo::PartMappings[]{
49 { &X86GenRegisterBankInfo::PartMappings[INDEX], NUM }
|
| H A D | X86RegisterBankInfo.h | 32 static RegisterBankInfo::PartialMapping PartMappings[];
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64RegisterBankInfo.cpp | 166 &AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] && \ in AArch64RegisterBankInfo()
170 &AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] && \ in AArch64RegisterBankInfo()
194 &AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] && \ in AArch64RegisterBankInfo()
198 &AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] && \ in AArch64RegisterBankInfo()
750 *AArch64GenRegisterBankInfo::PartMappings[OpRegBankIdx[0]].RegBank, in getInstrMapping()
751 *AArch64GenRegisterBankInfo::PartMappings[OpRegBankIdx[1]].RegBank, in getInstrMapping()
|
| H A D | AArch64RegisterBankInfo.h | 45 static RegisterBankInfo::PartialMapping PartMappings[]; variable
|