Home
last modified time | relevance | path

Searched refs:PairedReg (Results 1 – 5 of 5) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/Sparc/
H A DSparcISelDAGToDAG.cpp225 SDValue PairedReg; in tryInlineAsm() local
234 PairedReg = CurDAG->getRegister(GPVR, MVT::v2i32); in tryInlineAsm()
281 PairedReg = CurDAG->getRegister(GPVR, MVT::v2i32); in tryInlineAsm()
290 if(PairedReg.getNode()) { in tryInlineAsm()
301 AsmNodeOperands.push_back(PairedReg); in tryInlineAsm()
/llvm-project-15.0.7/llvm/lib/Target/CSKY/
H A DCSKYISelDAGToDAG.cpp191 SDValue PairedReg; in selectInlineAsm() local
200 PairedReg = CurDAG->getRegister(GPVR, MVT::i64); in selectInlineAsm()
235 PairedReg = CurDAG->getRegister(GPVR, MVT::i64); in selectInlineAsm()
244 if (PairedReg.getNode()) { in selectInlineAsm()
255 AsmNodeOperands.push_back(PairedReg); in selectInlineAsm()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64FrameLowering.cpp2981 unsigned PairedReg = AArch64::NoRegister; in determineCalleeSaves() local
2985 PairedReg = CSRegs[i ^ 1]; in determineCalleeSaves()
2991 UnspilledCSGPRPaired = PairedReg; in determineCalleeSaves()
2999 if (producePairRegisters(MF) && PairedReg != AArch64::NoRegister && in determineCalleeSaves()
3000 !SavedRegs.test(PairedReg)) { in determineCalleeSaves()
3001 SavedRegs.set(PairedReg); in determineCalleeSaves()
3002 if (AArch64::GPR64RegClass.contains(PairedReg) && in determineCalleeSaves()
3003 !RegInfo->isReservedReg(MF, PairedReg)) in determineCalleeSaves()
3004 ExtraCSSpill = PairedReg; in determineCalleeSaves()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMISelDAGToDAG.cpp5804 SDValue PairedReg; in tryInlineAsm() local
5813 PairedReg = CurDAG->getRegister(GPVR, MVT::Untyped); in tryInlineAsm()
5849 PairedReg = CurDAG->getRegister(GPVR, MVT::Untyped); in tryInlineAsm()
5858 if(PairedReg.getNode()) { in tryInlineAsm()
5869 AsmNodeOperands.push_back(PairedReg); in tryInlineAsm()
/llvm-project-15.0.7/llvm/lib/Target/ARM/AsmParser/
H A DARMAsmParser.cpp7002 unsigned PairedReg = GPR.getRegister(RtEncoding + 1); in fixupGNULDRDAlias() local
7003 if (!PairedReg || PairedReg == ARM::PC || in fixupGNULDRDAlias()
7004 (PairedReg == ARM::SP && !hasV8Ops())) in fixupGNULDRDAlias()
7009 ARMOperand::CreateReg(PairedReg, Op2.getStartLoc(), Op2.getEndLoc())); in fixupGNULDRDAlias()