Home
last modified time | relevance | path

Searched refs:OutputRegs (Results 1 – 1 of 1) sorted by relevance

/llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/
H A DLegalizerHelper.cpp3704 SmallVector<SmallVector<Register, 8>, 2> OutputRegs(NumDefs); in fewerElementsVectorMultiEltType() local
3742 OutputRegs[DstNo].push_back(I.getReg(DstNo)); in fewerElementsVectorMultiEltType()
3748 mergeMixedSubvectors(MI.getReg(i), OutputRegs[i]); in fewerElementsVectorMultiEltType()
3751 MIRBuilder.buildMerge(MI.getReg(i), OutputRegs[i]); in fewerElementsVectorMultiEltType()
3767 SmallVector<Register, 8> OutputRegs; in fewerElementsVectorPhi() local
3787 OutputRegs.push_back(Phi.getReg(0)); in fewerElementsVectorPhi()
3797 mergeMixedSubvectors(MI.getReg(0), OutputRegs); in fewerElementsVectorPhi()
3799 MIRBuilder.buildMerge(MI.getReg(0), OutputRegs); in fewerElementsVectorPhi()