Home
last modified time | relevance | path

Searched refs:OPERAND_REG_IMM_INT64 (Results 1 – 7 of 7) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DSIDefines.h155 OPERAND_REG_IMM_INT64, enumerator
H A DSIInstrInfo.h847 AMDGPU::OPERAND_REG_IMM_INT64 : AMDGPU::OPERAND_REG_IMM_INT32; in isInlineConstant()
H A DSIInstrInfo.cpp3633 case AMDGPU::OPERAND_REG_IMM_INT64: in isInlineConstant()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/MCTargetDesc/
H A DSIMCCodeEmitter.cpp254 case AMDGPU::OPERAND_REG_IMM_INT64: in getLitEncoding()
H A DAMDGPUInstPrinter.cpp687 case AMDGPU::OPERAND_REG_IMM_INT64: in printRegularOperand()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/Utils/
H A DAMDGPUBaseInfo.h902 case AMDGPU::OPERAND_REG_IMM_INT64: in getOperandSize()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/AsmParser/
H A DAMDGPUAsmParser.cpp1845 case AMDGPU::OPERAND_REG_IMM_INT64: in getOpFltSemantics()
2107 case AMDGPU::OPERAND_REG_IMM_INT64: in addLiteralImmOperand()
2212 case AMDGPU::OPERAND_REG_IMM_INT64: in addLiteralImmOperand()