Searched refs:Mul2 (Results 1 – 5 of 5) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelDAGToDAG.cpp | 1955 WeightedLeaf Mul1, Mul2; in balanceSubTree() local
2008 Mul2 = WeightedLeaf(Child, Weight, InsertionOrder++); in balanceSubTree()
2068 willShiftRightEliminate(Mul2.Value, MaxPowerOf2))) { in balanceSubTree()
2070 int Weight = Mul1.Weight + Mul2.Weight; in balanceSubTree()
2071 int Height = std::max(NodeHeights[Mul1.Value], NodeHeights[Mul2.Value]) + 1; in balanceSubTree()
2073 SDValue Mul2Factored = factorOutPowerOf2(Mul2.Value, MaxPowerOf2); in balanceSubTree()
2086 if (Mul2.Value.getNode()) in balanceSubTree()
2087 Leaves.push(Mul2); in balanceSubTree()
|
| /llvm-project-15.0.7/llvm/unittests/Analysis/ |
| H A D | ScalarEvolutionTest.cpp | 266 auto *Mul2 = SE.getMulExpr(Ops2); in TEST_F() local
272 EXPECT_EQ(Mul1, Mul2) << "Expected " << *Mul1 << " == " << *Mul2; in TEST_F()
273 EXPECT_EQ(Mul2, Mul3) << "Expected " << *Mul2 << " == " << *Mul3; in TEST_F()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 1741 SDValue Mul2 = DAG.getNode(ISD::FMUL, DL, MVT::f32, Mul1, in LowerUDIVREM64() local
1743 SDValue Trunc = DAG.getNode(ISD::FTRUNC, DL, MVT::f32, Mul2); in LowerUDIVREM64()
|
| H A D | AMDGPULegalizerInfo.cpp | 3514 auto Mul2 = in emitReciprocalU64() local
3516 auto Trunc = B.buildIntrinsicTrunc(S32, Mul2); in emitReciprocalU64()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 29286 SDValue Mul2 = DAG.getBitcast(VT, DAG.getNode(Opcode, dl, MulVT, in LowerMULH() local
29295 SDValue Res = DAG.getVectorShuffle(VT, dl, Mul1, Mul2, ShufMask); in LowerMULH()
46131 auto combineMulMulAddOrSub = [&](int Mul1, int Mul2, bool isAdd) { in combineMulSpecial() argument
46135 DAG.getConstant(Mul2, DL, VT)); in combineMulSpecial()
|