Home
last modified time | relevance | path

Searched refs:MI0 (Results 1 – 8 of 8) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64CollectLOH.cpp305 Info.MI0 = &MI; in handleUse()
311 Info.MI0 = &MI; in handleUse()
316 Info.MI0 = &MI; in handleUse()
322 Info.MI0 = &MI; in handleUse()
402 const MachineInstr *AddMI = Info.MI0; in handleADRP()
415 if (supportLoadFromLiteral(*Info.MI0)) { in handleADRP()
440 const MachineInstr *LdrMI = Info.MI0; in handleADRP()
448 << *Info.MI0); in handleADRP()
457 << *Info.MI0); in handleADRP()
465 << *Info.MI0); in handleADRP()
[all …]
H A DAArch64MachineScheduler.cpp36 static bool mayOverlapWrite(const MachineInstr &MI0, const MachineInstr &MI1, in mayOverlapWrite() argument
38 const MachineOperand &Base0 = AArch64InstrInfo::getLdStBaseOp(MI0); in mayOverlapWrite()
45 int StoreSize0 = AArch64InstrInfo::getMemScale(MI0); in mayOverlapWrite()
47 Off0 = AArch64InstrInfo::hasUnscaledLdStOffset(MI0.getOpcode()) in mayOverlapWrite()
48 ? AArch64InstrInfo::getLdStOffsetOp(MI0).getImm() in mayOverlapWrite()
49 : AArch64InstrInfo::getLdStOffsetOp(MI0).getImm() * StoreSize0; in mayOverlapWrite()
54 const MachineInstr &MI = (Off0 < Off1) ? MI0 : MI1; in mayOverlapWrite()
/llvm-project-15.0.7/llvm/lib/Target/AVR/
H A DAVRExpandPseudoInsts.cpp1497 auto MI0 = in expandLSLW4Rd() local
1503 MI0->getOperand(3).setIsDead(); in expandLSLW4Rd()
1583 auto MI0 = in expandLSLW12Rd() local
1589 MI0->getOperand(3).setIsDead(); in expandLSLW12Rd()
1695 auto MI0 = in expandLSRW4Rd() local
1701 MI0->getOperand(3).setIsDead(); in expandLSRW4Rd()
1781 auto MI0 = in expandLSRW12Rd() local
1787 MI0->getOperand(3).setIsDead(); in expandLSRW12Rd()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMBaseInstrInfo.cpp1855 bool ARMBaseInstrInfo::produceSameValue(const MachineInstr &MI0, in produceSameValue() argument
1858 unsigned Opcode = MI0.getOpcode(); in produceSameValue()
1867 if (MI0.getNumOperands() != MI1.getNumOperands()) in produceSameValue()
1870 const MachineOperand &MO0 = MI0.getOperand(1); in produceSameValue()
1882 const MachineFunction *MF = MI0.getParent()->getParent(); in produceSameValue()
1903 if (MI0.getNumOperands() != MI1.getNumOperands()) in produceSameValue()
1906 Register Addr0 = MI0.getOperand(1).getReg(); in produceSameValue()
1922 for (unsigned i = 3, e = MI0.getNumOperands(); i != e; ++i) { in produceSameValue()
1924 const MachineOperand &MO0 = MI0.getOperand(i); in produceSameValue()
1932 return MI0.isIdenticalTo(MI1, MachineInstr::IgnoreVRegDefs); in produceSameValue()
H A DARMBaseInstrInfo.h238 bool produceSameValue(const MachineInstr &MI0, const MachineInstr &MI1,
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DTargetInstrInfo.cpp427 bool TargetInstrInfo::produceSameValue(const MachineInstr &MI0, in produceSameValue() argument
430 return MI0.isIdenticalTo(MI1, MachineInstr::IgnoreVRegDefs); in produceSameValue()
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DTargetInstrInfo.h579 virtual bool produceSameValue(const MachineInstr &MI0,
/llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/
H A DCombinerHelper.cpp5025 static bool hasMoreUses(const MachineInstr &MI0, const MachineInstr &MI1, in hasMoreUses() argument
5027 return std::distance(MRI.use_instr_nodbg_begin(MI0.getOperand(0).getReg()), in hasMoreUses()