Home
last modified time | relevance | path

Searched refs:IsLoad (Results 1 – 25 of 58) sorted by relevance

123

/llvm-project-15.0.7/bolt/lib/Passes/
H A DStackReachingUses.cpp26 assert(FIEY->IsLoad == 1); in isLoadedInDifferentReg()
43 assert(FIEY->IsLoad == 1); in isStoreUsed()
73 if (FIE->IsLoad == true) { in preflight()
95 FIEX->IsStore == true && FIEY->IsLoad == true && in doesXKillsY()
117 if (FIE->IsLoad == true) in computeNext()
H A DShrinkWrapping.cpp129 if (!FIE->IsLoad || !CalleeSaved[FIE->RegOrImm]) { in analyzeRestores()
676 bool IsLoad = false; in performChanges() local
682 Success = BC.MIB->isStackAccess(Inst, IsLoad, IsStore, IsStoreFromReg, in performChanges()
694 if (IsLoad) in performChanges()
1491 Item.FIEToInsert.IsLoad) { in compNextAux()
1552 bool IsLoad = false; in insertUpdatedCFI() local
1671 if (FIE.IsLoad) { in createStackAccess()
1693 if (FIE.IsLoad) { in createStackAccess()
1839 if (Item.FIEToInsert.IsLoad) in processInsertionsList()
1869 Item.FIEToInsert.IsLoad) in processInsertionsList()
[all …]
H A DFrameAnalysis.cpp80 OS << "FrameIndexEntry<IsLoad: " << FIE.IsLoad << ", IsStore: " << FIE.IsStore in operator <<()
128 Inst, FIE.IsLoad, FIE.IsStore, FIE.IsStoreFromReg, Reg, SrcImm, in decodeFrameAccess()
133 if (IsIndexed || (!FIE.Size && (FIE.IsLoad || FIE.IsStore))) { in decodeFrameAccess()
141 assert(FIE.Size != 0 || (!FIE.IsLoad && !FIE.IsStore)); in decodeFrameAccess()
144 if (FIE.IsLoad || FIE.IsStoreFromReg) in decodeFrameAccess()
H A DValidateInternalCalls.cpp236 if (!BC.MIB->isStackAccess(*TargetInst, FIE.IsLoad, FIE.IsStore, in analyzeFunction()
246 if (!FIE.IsLoad || FIE.StackPtrReg != BC.MIB->getStackPointer() || in analyzeFunction()
H A DStackAvailableExpressions.cpp71 if (LoadFIE.IsLoad == false || LoadFIE.IsSimple == false) in isLoadRedundant()
H A DFrameOptimizer.cpp92 if (FIEX->IsLoad == false || FIEX->IsSimple == false || in removeUnnecessaryLoads()
190 if (FIEX->IsLoad || !FIEX->IsSimple || FIEX->StackOffset >= 0) { in removeUnusedStores()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
342 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
348 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
359 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
671 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
682 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
699 if (SwapVector[UseIdx].IsSwap && !SwapVector[UseIdx].IsLoad && in recordUnoptimizableWebs()
729 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
780 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
1006 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()
/llvm-project-15.0.7/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td820 bit IsLoad = ?;
979 let IsLoad = true;
983 let IsLoad = true;
989 let IsLoad = true;
993 let IsLoad = true;
997 let IsLoad = true;
1002 let IsLoad = true;
1006 let IsLoad = true;
1010 let IsLoad = true;
1014 let IsLoad = true;
[all …]
/llvm-project-15.0.7/llvm/lib/Target/NVPTX/
H A DNVPTXInstrFormats.td35 bit IsLoad = false;
51 let TSFlags{5...5} = IsLoad;
/llvm-project-15.0.7/clang/lib/StaticAnalyzer/Checkers/
H A DErrnoChecker.cpp35 void checkLocation(SVal Loc, bool IsLoad, const Stmt *S,
133 void ErrnoChecker::checkLocation(SVal Loc, bool IsLoad, const Stmt *S, in checkLocation() argument
146 if (IsLoad) { in checkLocation()
H A DCheckerDocumentation.cpp154 void checkLocation(SVal Loc, bool IsLoad, const Stmt *S, in checkLocation() argument
/llvm-project-15.0.7/clang/include/clang/Basic/
H A Darm_sve.td185 def IsLoad : FlagType<0x00002000>;
266 def SVLD1 : MInst<"svld1[_{2}]", "dPc", "csilUcUsUiUlhfd", [IsLoad], MemEltTyDefaul…
275 …def SVLD1_BF : MInst<"svld1[_{2}]", "dPc", "b", [IsLoad], MemEltTyDefault, "aarch64_sve…
276 …def SVLD1_VNUM_BF : MInst<"svld1_vnum[_{2}]", "dPcl", "b", [IsLoad], MemEltTyDefault, "aarch64_sve…
385 …def SVLDFF1_BF : MInst<"svldff1[_{2}]", "dPc", "b", [IsLoad], MemEltTyDefault, "aarch64…
386 …def SVLDFF1_VNUM_BF : MInst<"svldff1_vnum[_{2}]", "dPcl", "b", [IsLoad], MemEltTyDefault, "aarch64…
485 …def SVLDNF1_BF : MInst<"svldnf1[_{2}]", "dPc", "b", [IsLoad], MemEltTyDefault, "aarch64…
486 …def SVLDNF1_VNUM_BF : MInst<"svldnf1_vnum[_{2}]", "dPcl", "b", [IsLoad], MemEltTyDefault, "aarch64…
490 def SVLDNT1 : MInst<"svldnt1[_{2}]", "dPc", "csilUcUsUiUlhfd", [IsLoad], MemEltTyDefault, "aarch64_…
496 …def SVLDNT1_BF : MInst<"svldnt1[_{2}]", "dPc", "b", [IsLoad], MemEltTyDefault, "aarch64…
[all …]
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUInstructions.td454 let IsLoad = 1;
459 let IsLoad = 1;
463 let IsLoad = 1;
467 let IsLoad = 1;
471 let IsLoad = 1;
475 let IsLoad = 1;
479 let IsLoad = 1;
597 let IsLoad = 1;
602 let IsLoad = 1;
H A DSIInstrInfo.td380 let IsLoad = 1;
385 let IsLoad = 1;
414 let IsLoad = 1;
419 let IsLoad = 1;
424 let IsLoad = 1;
429 let IsLoad = 1;
434 let IsLoad = 1;
439 let IsLoad = 1;
444 let IsLoad = 1;
449 let IsLoad = 1;
[all …]
/llvm-project-15.0.7/lldb/source/Plugins/Process/Utility/
H A DStopInfoMachException.cpp37 bool IsLoad; member
60 return PtrauthInstructionInfo{insn->IsAuthenticated(), insn->IsLoad(), in GetPtrauthInstructionInfo()
162 if (ptrauth_info && ptrauth_info->IsAuthenticated && ptrauth_info->IsLoad) { in DeterminePtrauthFailure()
/llvm-project-15.0.7/llvm/test/TableGen/
H A Daddress-space-patfrags.td19 let IsLoad = 1; // FIXME: Can this be inferred?
26 let IsLoad = 1; // FIXME: Can this be inferred?
/llvm-project-15.0.7/clang/unittests/StaticAnalyzer/
H A DRegisterCustomCheckersTest.cpp63 void checkLocation(SVal Loc, bool IsLoad, const Stmt *S, in checkLocation() argument
66 if (UnaryOp && !IsLoad) { in checkLocation()
/llvm-project-15.0.7/llvm/utils/TableGen/
H A DX86FoldTablesEmitter.cpp107 bool IsLoad = false; member in __anone539286b0111::X86FoldTablesEmitter::X86FoldTableEntry
124 if (IsLoad) in print()
411 Result.IsLoad = true; in addEntryWithFlags()
/llvm-project-15.0.7/bolt/include/bolt/Passes/
H A DFrameAnalysis.h25 bool IsLoad; member
/llvm-project-15.0.7/llvm/lib/Target/X86/MCTargetDesc/
H A DX86ShuffleDecode.h136 void DecodeScalarMoveMask(unsigned NumElts, bool IsLoad,
H A DX86ShuffleDecode.cpp390 void DecodeScalarMoveMask(unsigned NumElts, bool IsLoad, in DecodeScalarMoveMask() argument
396 ShuffleMask.push_back(IsLoad ? static_cast<int>(SM_SentinelZero) : i); in DecodeScalarMoveMask()
/llvm-project-15.0.7/clang/lib/StaticAnalyzer/Core/
H A DCheckerManager.cpp318 bool IsLoad; member
327 : Checkers(checkers), Loc(loc), IsLoad(isLoad), NodeEx(NodeEx), in CheckLocationContext()
335 ProgramPoint::Kind K = IsLoad ? ProgramPoint::PreLoadKind : in runChecker()
342 checkFn(Loc, IsLoad, BoundEx, C); in runChecker()
/llvm-project-15.0.7/lldb/include/lldb/Core/
H A DDisassembler.h166 virtual bool IsLoad() = 0;
359 bool IsLoad() override;
/llvm-project-15.0.7/bolt/lib/Target/X86/
H A DX86MCPlusBuilder.cpp1042 IsLoad = false; in isStackAccess()
1059 IsLoad = true; in isStackAccess()
1076 bool IsLoad; in isStackAccess() member
1091 bool IsLoad = MCII.mayLoad(); in isStackAccess() local
1094 if (!IsLoad && !IsStore) { in isStackAccess()
1095 I = {0, IsLoad, IsStore, false, false}; in isStackAccess()
1099 I = {Sz, IsLoad, IsStore, false, false}; in isStackAccess()
1133 IsLoad = I.IsLoad; in isStackAccess()
1147 if (I.IsLoad) { in isStackAccess()
1172 bool IsLoad; in changeToPushOrPop() member
[all …]
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVISelDAGToDAG.h95 bool IsLoad = false, MVT *IndexVT = nullptr);

123