| /llvm-project-15.0.7/llvm/test/TableGen/ |
| H A D | trydecode-emission3.td | 19 def InstA : TestInstruction {
21 let AsmString = "InstA";
41 // CHECK-NEXT: /* 22 */ MCD::OPC_Decode, {{[0-9]+}}, 1, 1, // Opcode: InstA
|
| H A D | trydecode-emission2.td | 19 def InstA : TestInstruction {
21 let AsmString = "InstA";
40 // CHECK-NEXT: /* 37 */ MCD::OPC_TryDecode, {{[0-9]+}}, 1, 1, 0, 0, 0, // Opcode: InstA, skip …
|
| H A D | trydecode-emission.td | 24 def InstA : TestInstruction {
26 let AsmString = "InstA";
40 // CHECK-NEXT: /* 22 */ MCD::OPC_Decode, {{[0-9]+}}, 1, 1, // Opcode: InstA
|
| H A D | get-operand-type-no-expand.td | 23 def InstA : Instruction {
37 // CHECK-EXPAND: /* InstA */
46 // CHECK-NOEXPAND: /* InstA */
|
| H A D | get-operand-type.td | 21 def InstA : Instruction {
50 // CHECK: /* InstA */
|
| /llvm-project-15.0.7/bolt/include/bolt/Passes/ |
| H A D | DominatorAnalysis.h | 92 const MCInst &InstA = *BB->begin(); in doesADominateB() local
93 return doesADominateB(InstA, B); in doesADominateB()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Utils/ |
| H A D | CodeMoverUtils.cpp | 96 static bool domTreeLevelBefore(DominatorTree *DT, const Instruction *InstA, in domTreeLevelBefore() argument
100 if (InstA->getParent() == InstB->getParent()) in domTreeLevelBefore()
101 return InstA->comesBefore(InstB); in domTreeLevelBefore()
103 DomTreeNode *DA = DT->getNode(InstA->getParent()); in domTreeLevelBefore()
|
| /llvm-project-15.0.7/bolt/lib/Passes/ |
| H A D | IdenticalCodeFolding.cpp | 93 bool isInstrEquivalentWith(const MCInst &InstA, const BinaryBasicBlock &BBA, in isInstrEquivalentWith() argument
96 if (InstA.getOpcode() != InstB.getOpcode()) in isInstrEquivalentWith()
111 const Optional<MCPlus::MCLandingPad> EHInfoA = BC.MIB->getEHInfo(InstA); in isInstrEquivalentWith()
140 return BC.MIB->equals(InstA, InstB, Comp); in isInstrEquivalentWith()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | BitTracker.cpp | 765 bool BT::UseQueueType::Cmp::operator()(const MachineInstr *InstA, in operator ()() argument
771 if (InstA == InstB) in operator ()()
773 const MachineBasicBlock *BA = InstA->getParent(); in operator ()()
792 return getDist(InstA) > getDist(InstB); in operator ()()
|
| H A D | HexagonPatterns.td | 337 InstHexagon InstA, InstHexagon InstB> {
339 (InstA Val:$A, Val:$B)>;
920 multiclass SelMinMax16_pats<PatFrag CmpOp, InstHexagon InstA,
924 (InstA IntRegs:$Rs, IntRegs:$Rt)>;
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMInstrMVE.td | 697 defvar InstA = !cast<Instruction>(NAME # "acc");
714 (i32 (InstA $acc, $vec))>;
719 (i32 (InstA $acc, $vec, ARMVCCThen, $pred, zero_reg))>;
722 (i32 (InstA $acc, $vec))>;
725 (i32 (InstA $acc, $vec, ARMVCCThen, $pred, zero_reg))>;
731 (i32 (InstA $acc, $vec))>;
736 (i32 (InstA $acc, $vec, ARMVCCThen, $pred, zero_reg))>;
747 (i32 (InstA $acc, $vec, ARMVCCThen, $pred, zero_reg))>;
803 defvar InstA = !cast<Instruction>(NAME # "acc");
816 (InstA tGPREven:$acclo, tGPROdd:$acchi, (v4i32 MQPR:$vec))>;
[all …]
|
| /llvm-project-15.0.7/llvm/include/llvm/Target/ |
| H A D | Target.td | 461 // * InstA with bitpattern 0b0000????,
465 // The decoder tries to decode a bitpattern that matches both InstA and
472 // decode the bitpattern as InstA too.
|