Searched refs:Inst1 (Results 1 – 7 of 7) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonShuffler.cpp | 555 MCInst const &Inst1 = *ID.getOperand(1).getInst(); in GetPacketSummary() local
558 if (HexagonMCInstrInfo::getDesc(MCII, Inst1).isBranch()) in GetPacketSummary()
562 if (HexagonMCInstrInfo::getDesc(MCII, Inst1).isReturn()) in GetPacketSummary()
|
| /llvm-project-15.0.7/llvm/lib/Analysis/ |
| H A D | VectorUtils.cpp | 793 MDNode *llvm::intersectAccessGroups(const Instruction *Inst1, in intersectAccessGroups() argument
795 bool MayAccessMem1 = Inst1->mayReadOrWriteMemory(); in intersectAccessGroups()
803 return Inst1->getMetadata(LLVMContext::MD_access_group); in intersectAccessGroups()
805 MDNode *MD1 = Inst1->getMetadata(LLVMContext::MD_access_group); in intersectAccessGroups()
835 LLVMContext &Ctx = Inst1->getContext(); in intersectAccessGroups()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonSubtarget.h | 88 const SUnit &Inst1, const SUnit &Inst2) const;
|
| H A D | HexagonSubtarget.cpp | 315 const HexagonInstrInfo &HII, const SUnit &Inst1, in shouldTFRICallBind() argument
317 if (Inst1.getInstr()->getOpcode() != Hexagon::A2_tfrpi) in shouldTFRICallBind()
|
| /llvm-project-15.0.7/llvm/include/llvm/Analysis/ |
| H A D | VectorUtils.h | 470 MDNode *intersectAccessGroups(const Instruction *Inst1,
|
| /llvm-project-15.0.7/llvm/unittests/IR/ |
| H A D | InstructionsTest.cpp | 377 auto Inst1 = CastInst::CreatePointerCast(NullV2I32Ptr, V2Int32Ty, "foo", BB); in TEST() local
390 Inst1->eraseFromParent(); in TEST()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Vectorize/ |
| H A D | SLPVectorizer.cpp | 2634 bool isAliased(const MemoryLocation &Loc1, Instruction *Inst1, in isAliased() argument
2637 AliasCacheKey key = std::make_pair(Inst1, Inst2); in isAliased()
2643 if (Loc1.Ptr && isSimple(Inst1)) in isAliased()
|