Home
last modified time | relevance | path

Searched refs:IPC (Results 1 – 25 of 323) sorted by relevance

12345678910>>...13

/llvm-project-15.0.7/llvm/test/tools/llvm-mca/X86/
H A Dcpus.s30 # BARCELONA-NEXT: IPC: 0.97
35 # BDVER2-NEXT: IPC: 0.97
40 # BROADWELL-NEXT: IPC: 0.97
45 # BTVER2-NEXT: IPC: 0.97
50 # HASWELL-NEXT: IPC: 0.97
55 # ICX-NEXT: IPC: 0.97
60 # IVYBRIDGE-NEXT: IPC: 0.97
65 # KNL-NEXT: IPC: 0.97
70 # SANDYBRIDGE-NEXT: IPC: 0.97
75 # SKX-NEXT: IPC: 0.97
[all …]
H A Duop-queue.s24 # BTVER2-DEC-2-NEXT: IPC: 2.00
69 # BTVER2-DEC-1-NEXT: IPC: 1.00
74 # BTVER2-UOPQ-1-NEXT: IPC: 1.00
79 # BTVER2-UOPQ-2-NEXT: IPC: 2.00
84 # HASWELL-DEC-2-NEXT: IPC: 2.00
89 # HASWELL-UOPQ-1-NEXT: IPC: 1.00
94 # HASWELL-UOPQ-2-NEXT: IPC: 2.00
99 # HASWELL-UOPQ-3-NEXT: IPC: 3.00
104 # HASWELL-UOPQ-4-NEXT: IPC: 3.99
H A Dread-after-ld-1.s52 # BARCELONA-NEXT: IPC: 0.10
57 # BDVER2-NEXT: IPC: 0.12
62 # BDWELL-NEXT: IPC: 0.12
67 # BTVER2-NEXT: IPC: 0.08
72 # HASWELL-NEXT: IPC: 0.11
77 # SANDY-NEXT: IPC: 0.10
82 # SKYLAKE-NEXT: IPC: 0.11
87 # ZNVER1-NEXT: IPC: 0.10
92 # ZNVER2-NEXT: IPC: 0.10
97 # ZNVER3-NEXT: IPC: 0.12
H A Dvariable-blend-read-after-ld-1.s57 # BDVER2-NEXT: IPC: 0.20
62 # BDWELL-NEXT: IPC: 0.20
67 # BTVER2-NEXT: IPC: 0.18
72 # HASWELL-NEXT: IPC: 0.18
77 # IVY-NEXT: IPC: 0.18
82 # SANDY-NEXT: IPC: 0.18
87 # SKYLAKE-NEXT: IPC: 0.18
92 # ZNVER1-NEXT: IPC: 0.18
97 # ZNVER2-NEXT: IPC: 0.18
H A Dvariable-blend-read-after-ld-2.s57 # BDVER2-NEXT: IPC: 0.20
62 # BDWELL-NEXT: IPC: 0.20
67 # BTVER2-NEXT: IPC: 0.18
72 # HASWELL-NEXT: IPC: 0.18
77 # IVY-NEXT: IPC: 0.18
82 # SANDY-NEXT: IPC: 0.18
87 # SKYLAKE-NEXT: IPC: 0.18
92 # ZNVER1-NEXT: IPC: 0.18
97 # ZNVER2-NEXT: IPC: 0.18
H A Dbextr-read-after-ld.s40 # BDVER2-NEXT: IPC: 0.22
45 # BDWELL-NEXT: IPC: 0.20
50 # BTVER2-NEXT: IPC: 0.29
55 # HASWELL-NEXT: IPC: 0.20
60 # SKYLAKE-NEXT: IPC: 0.20
65 # ZNVER1-NEXT: IPC: 0.25
70 # ZNVER2-NEXT: IPC: 0.25
H A Dread-after-ld-3.s19 # BDWELL-NEXT: IPC: 0.22
24 # HASWELL-NEXT: IPC: 0.22
29 # SANDY-NEXT: IPC: 0.22
34 # SKYLAKE-NEXT: IPC: 0.22
H A Dbzhi-read-after-ld.s25 # BDWELL-NEXT: IPC: 0.22
30 # HASWELL-NEXT: IPC: 0.22
35 # SKYLAKE-NEXT: IPC: 0.22
40 # ZNVER1-NEXT: IPC: 0.25
45 # ZNVER2-NEXT: IPC: 0.25
H A Dfma3-read-after-ld-1.s34 # BDWELL-NEXT: IPC: 0.15
39 # HASWELL-NEXT: IPC: 0.14
44 # SKYLAKE-NEXT: IPC: 0.15
49 # ZNVER1-NEXT: IPC: 0.13
H A Dfma3-read-after-ld-2.s34 # BDWELL-NEXT: IPC: 0.15
39 # HASWELL-NEXT: IPC: 0.14
44 # SKYLAKE-NEXT: IPC: 0.15
49 # ZNVER1-NEXT: IPC: 0.13
H A Dllvm-mca-markers-5.s25 # CHECK-NEXT: IPC: 0.25
48 # CHECK-NEXT: IPC: 0.25
71 # CHECK-NEXT: IPC: 0.25
/llvm-project-15.0.7/llvm/test/tools/llvm-mca/AArch64/Cortex/IPC/
H A DA55-8-ldr.s2 # CHECK: IPC:
7 # MCA reports IPC = 0.60, while hardware shows IPC = 1.50.
/llvm-project-15.0.7/llvm/test/tools/llvm-mca/AArch64/Exynos/
H A Dscheduler-queue-usage.s15 # M3-NEXT: IPC: 0.50
20 # M4-NEXT: IPC: 0.50
25 # M5-NEXT: IPC: 0.50
H A Ddirect-branch.s19 # M3-NEXT: IPC: 5.56
24 # M4-NEXT: IPC: 5.56
29 # M5-NEXT: IPC: 5.56
H A Dcrc.s24 # M3-NEXT: IPC: 1.96
28 # M4-NEXT: IPC: 0.99
32 # M5-NEXT: IPC: 1.96
H A Daes.s24 # M3-NEXT: IPC: 1.97
27 # M4-NEXT: IPC: 1.97
30 # M5-NEXT: IPC: 0.99
H A Dfloat-recp.s28 # M3-NEXT: IPC: 0.39
32 # M4-NEXT: IPC: 0.41
36 # M5-NEXT: IPC: 0.41
H A Ddouble-recp.s30 # M3-NEXT: IPC: 0.36
34 # M4-NEXT: IPC: 0.37
38 # M5-NEXT: IPC: 0.37
H A Dfloat-rsqrt.s31 # M3-NEXT: IPC: 0.40
35 # M4-NEXT: IPC: 0.43
39 # M5-NEXT: IPC: 0.43
H A Ddouble-rsqrt.s34 # M3-NEXT: IPC: 0.35
38 # M4-NEXT: IPC: 0.39
42 # M5-NEXT: IPC: 0.39
H A Ddivide-multiply.s27 # EM3-NEXT: IPC: 0.18
31 # EM4-NEXT: IPC: 0.18
35 # EM5-NEXT: IPC: 0.23
/llvm-project-15.0.7/llvm/tools/llvm-mca/Views/
H A DSummaryView.cpp78 << format("%.2f", floor((DV.IPC * 100) + 0.5) / 100); in printView()
94 DV.IPC = (double)DV.TotalInstructions / TotalCycles; in collectData()
108 {"IPC", DV.IPC}, in toJSON()
/llvm-project-15.0.7/llvm/lib/MCA/Stages/
H A DMicroOpQueueStage.cpp38 MicroOpQueueStage::MicroOpQueueStage(unsigned Size, unsigned IPC, in MicroOpQueueStage() argument
40 : NextAvailableSlotIdx(0), CurrentInstructionSlotIdx(0), MaxIPC(IPC), in MicroOpQueueStage()
/llvm-project-15.0.7/llvm/test/tools/llvm-mca/X86/BtVer2/
H A Dint-to-fpu-forwarding-1.s4 # Throughput for all the code snippet below should be 1.00 IPC.
35 # CHECK-NEXT: IPC: 1.00
84 # CHECK-NEXT: IPC: 1.00
133 # CHECK-NEXT: IPC: 1.00
182 # CHECK-NEXT: IPC: 1.00
H A Dint-to-fpu-forwarding-2.s37 # CHECK-NEXT: IPC: 0.25
84 # CHECK-NEXT: IPC: 0.25
131 # CHECK-NEXT: IPC: 0.25
178 # CHECK-NEXT: IPC: 0.25
225 # CHECK-NEXT: IPC: 0.98
272 # CHECK-NEXT: IPC: 0.98

12345678910>>...13