Home
last modified time | relevance | path

Searched refs:GroupSize (Results 1 – 8 of 8) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPULowerKernelAttributes.cpp161 Value *GroupSize = WorkGroupSizes[I]; in processUse() local
163 if (!GroupSize || !GridSize) in processUse()
172 for (User *U : GroupSize->users()) { in processUse()
202 Value *GroupSize = WorkGroupSizes[I]; in processUse() local
203 if (!GroupSize) in processUse()
207 GroupSize->replaceAllUsesWith( in processUse()
209 GroupSize->getType(), in processUse()
H A DSIMachineScheduler.cpp657 unsigned GroupSize; in colorHighLatenciesGroups() local
672 GroupSize = 2; in colorHighLatenciesGroups()
674 GroupSize = 3; in colorHighLatenciesGroups()
676 GroupSize = 4; in colorHighLatenciesGroups()
767 } else if (Count == GroupSize) { in colorHighLatenciesGroups()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86InterleavedAccess.cpp459 SizeInfo.push_back(GroupSize); in setGroupSize()
559 SmallVector<int, 3> GroupSize; in deinterleave8bitStride3() local
565 setGroupSize(VT, GroupSize); in deinterleave8bitStride3()
570 DecodePALIGNRMask(VT, GroupSize[2] + GroupSize[1], VPAlign2, true, true); in deinterleave8bitStride3()
571 DecodePALIGNRMask(VT, GroupSize[1], VPAlign3, true, true); in deinterleave8bitStride3()
638 SmallVector<int, 3> GroupSize; in interleave8bitStride3() local
647 setGroupSize(VT, GroupSize); in interleave8bitStride3()
650 DecodePALIGNRMask(VT, GroupSize[i], VPAlign[i]); in interleave8bitStride3()
652 DecodePALIGNRMask(VT, GroupSize[1] + GroupSize[2], VPAlign2, false, true); in interleave8bitStride3()
653 DecodePALIGNRMask(VT, GroupSize[1], VPAlign3, false, true); in interleave8bitStride3()
[all …]
/llvm-project-15.0.7/llvm/lib/DebugInfo/PDB/Native/
H A DFormatUtil.cpp23 uint32_t IndentLevel, uint32_t GroupSize, in typesetItemList() argument
28 ThisGroup = Opts.take_front(GroupSize); in typesetItemList()
/llvm-project-15.0.7/llvm/include/llvm/DebugInfo/PDB/Native/
H A DFormatUtil.h53 uint32_t GroupSize, StringRef Sep);
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DRegAllocGreedy.cpp642 const unsigned GroupSize = 8; in addThroughConstraints() local
643 SpillPlacement::BlockConstraint BCS[GroupSize]; in addThroughConstraints()
644 unsigned TBS[GroupSize]; in addThroughConstraints()
651 assert(T < GroupSize && "Array overflow"); in addThroughConstraints()
653 if (++T == GroupSize) { in addThroughConstraints()
660 assert(B < GroupSize && "Array overflow"); in addThroughConstraints()
682 if (++B == GroupSize) { in addThroughConstraints()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/MCTargetDesc/
H A DAMDGPUInstPrinter.cpp1454 uint16_t GroupSize = BITMASK_MAX - AndMask + 1; in printSwizzle() local
1455 if (GroupSize > 1 && in printSwizzle()
1456 isPowerOf2_64(GroupSize) && in printSwizzle()
1457 OrMask < GroupSize && in printSwizzle()
1462 O << formatDec(GroupSize); in printSwizzle()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/AsmParser/
H A DAMDGPUAsmParser.cpp7272 int64_t GroupSize; in parseSwizzleBroadcast() local
7275 if (!parseSwizzleOperand(GroupSize, in parseSwizzleBroadcast()
7281 if (!isPowerOf2_64(GroupSize)) { in parseSwizzleBroadcast()
7286 0, GroupSize - 1, in parseSwizzleBroadcast()
7300 int64_t GroupSize; in parseSwizzleReverse() local
7302 if (!parseSwizzleOperand(GroupSize, in parseSwizzleReverse()
7308 if (!isPowerOf2_64(GroupSize)) { in parseSwizzleReverse()
7322 int64_t GroupSize; in parseSwizzleSwap() local
7324 if (!parseSwizzleOperand(GroupSize, in parseSwizzleSwap()
7330 if (!isPowerOf2_64(GroupSize)) { in parseSwizzleSwap()
[all …]