Home
last modified time | relevance | path

Searched refs:Generic (Results 1 – 25 of 279) sorted by relevance

12345678910>>...12

/llvm-project-15.0.7/llvm/include/llvm/Support/
H A DTargetOpcodes.def322 /// Generic freeze.
361 /// Generic store.
373 /// Generic atomicrmw.
390 // Generic atomic fence
426 // Generic sign extend
430 // Generic zero extend
433 // Generic left-shift
448 // Generic right rotate
451 // Generic left rotate
460 /// Generic select.
[all …]
/llvm-project-15.0.7/clang/lib/Basic/Targets/
H A DAMDGPU.cpp41 Generic, // Default
46 Generic, // opencl_generic
57 Generic, // ptr32_sptr
58 Generic, // ptr32_uptr
59 Generic // ptr64
75 Generic, // sycl_global
78 Generic, // sycl_local
79 Generic, // sycl_private
80 Generic, // ptr32_sptr
81 Generic, // ptr32_uptr
[all …]
/llvm-project-15.0.7/llvm/include/llvm/Target/
H A DGenericOpcodes.td244 // Generic addition.
252 // Generic subtraction.
260 // Generic multiplication.
316 // Generic bitwise and.
324 // Generic bitwise or.
332 // Generic bitwise xor.
340 // Generic left-shift.
405 // Generic select
815 // Generic FP addition.
857 // Generic FP division.
[all …]
/llvm-project-15.0.7/llvm/test/MachineVerifier/
H A Dtest_g_zextload.mir14 ; CHECK: Bad machine code: Generic memory instruction must access a pointer
18 … ; CHECK: *** Bad machine code: Generic instruction accessing memory must have one mem operand ***
22 ; CHECK: Bad machine code: Generic extload must have a narrower memory type
23 ; CHECK: Bad machine code: Generic extload must have a narrower memory type
H A Dtest_g_sextload.mir14 ; CHECK: Bad machine code: Generic memory instruction must access a pointer
18 … ; CHECK: *** Bad machine code: Generic instruction accessing memory must have one mem operand ***
22 ; CHECK: Bad machine code: Generic extload must have a narrower memory type
23 ; CHECK: Bad machine code: Generic extload must have a narrower memory type
H A Dverifier-generic-extend-truncate.mir4 # CHECK: Bad machine code: Generic extend/truncate can not operate on pointers
19 # CHECK: Bad machine code: Generic extend has destination type no larger than source
24 # CHECK: Bad machine code: Generic truncate has destination type no smaller than source ***
30 # CHECK: Bad machine code: Generic extend/truncate can not operate on pointers
40 # CHECK: Bad machine code: Generic extend has destination type no larger than source
46 # CHECK: Bad machine code: Generic extend/truncate can not operate on pointers
H A Dgeneric-vreg-undef-use.mir14 ; CHECK: *** Bad machine code: Generic virtual register use cannot be undef ***
18 ; CHECK: *** Bad machine code: Generic virtual register use cannot be undef ***
22 ; CHECK: *** Bad machine code: Generic virtual register use cannot be undef ***
H A Dtest_g_fcmp.mir18 ; CHECK: Bad machine code: Generic vector icmp/fcmp must preserve number of lanes
22 ; CHECK: Bad machine code: Generic vector icmp/fcmp must preserve number of lanes
28 ; CHECK: Bad machine code: Generic vector icmp/fcmp must preserve number of
H A Dtest_g_icmp.mir18 ; CHECK: Bad machine code: Generic vector icmp/fcmp must preserve number of lanes
22 ; CHECK: Bad machine code: Generic vector icmp/fcmp must preserve number of lanes
28 ; CHECK: Bad machine code: Generic vector icmp/fcmp must preserve number of
/llvm-project-15.0.7/clang/lib/Index/
H A DIndexSymbol.cpp101 Info.Properties |= (SymbolPropertySet)SymbolProperty::Generic; in getSymbolInfo()
135 Info.Properties |= (SymbolPropertySet)SymbolProperty::Generic; in getSymbolInfo()
139 Info.Properties |= (SymbolPropertySet)SymbolProperty::Generic; in getSymbolInfo()
155 Info.Properties |= (SymbolPropertySet)SymbolProperty::Generic; in getSymbolInfo()
160 Info.Properties |= (SymbolPropertySet)SymbolProperty::Generic; in getSymbolInfo()
165 Info.Properties |= (SymbolPropertySet)SymbolProperty::Generic; in getSymbolInfo()
284 Info.Properties |= (SymbolPropertySet)SymbolProperty::Generic; in getSymbolInfo()
289 Info.Properties |= (SymbolPropertySet)SymbolProperty::Generic; in getSymbolInfo()
395 if (Info.Properties & (SymbolPropertySet)SymbolProperty::Generic) in getSymbolInfo()
577 APPLY_FOR_PROPERTY(Generic); in applyForEachSymbolProperty()
[all …]
/llvm-project-15.0.7/llvm/test/Transforms/LoopVectorize/X86/
H A Dreg-usage.ll15 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::ScalarRC, 2 registers
16 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::VectorRC, 7 registers
20 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::ScalarRC, 2 registers
21 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::VectorRC, 13 registers
57 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::ScalarRC, 2 registers
58 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::VectorRC, 7 registers
62 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::ScalarRC, 2 registers
63 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::VectorRC, 13 registers
97 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::VectorRC, 3 registers
98 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::ScalarRC, 1 registers
[all …]
H A Dreg-usage-debug.ll26 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::ScalarRC, 2 registers
27 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::VectorRC, 2 registers
29 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::VectorRC, 2 registers
68 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::ScalarRC, 2 registers
69 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::VectorRC, 2 registers
71 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::VectorRC, 2 registers
/llvm-project-15.0.7/lldb/tools/debugserver/source/
H A DDNBError.h25 Generic = 0, enumerator
42 explicit DNBError(ValueType err = 0, FlavorType flavor = Generic)
48 m_flavor = Generic; in Clear()
H A DJSONGenerator.h35 class Generic; variable
44 typedef std::shared_ptr<Generic> GenericSP;
108 Generic *GetAsGeneric() { in GetAsGeneric()
110 return (Generic *)this; in GetAsGeneric()
369 class Generic : public Object {
371 explicit Generic(void *object = nullptr)
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64SchedA57WriteRes.td27 // Define Generic 1 micro-op types
61 // Define Generic 2 micro-op types
196 // Define Generic 3 micro-op types
267 // Define Generic 4 micro-op types
334 // Define Generic 5 micro-op types
378 // Define Generic 6 micro-op types
425 // Define Generic 7 micro-op types
462 // Define Generic 8 micro-op types
488 // Define Generic 9 micro-op types
515 // Define Generic 10 micro-op types
[all …]
/llvm-project-15.0.7/llvm/test/Transforms/LoopVectorize/AArch64/
H A Di1-reg-usage.ll11 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::VectorRC, 72 registers
12 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::ScalarRC, 1 registers
34 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::VectorRC, 136 registers
35 ; CHECK-NEXT: LV(REG): RegisterClass: Generic::ScalarRC, 1 registers
/llvm-project-15.0.7/llvm/lib/Target/AArch64/MCTargetDesc/
H A DAArch64MCAsmInfo.cpp23 Generic = 0, enumerator
30 cl::values(clEnumValN(Generic, "generic", "Emit generic NEON assembly"),
74 AssemblerDialect = AsmWriterVariant == Default ? Generic : AsmWriterVariant; in AArch64MCAsmInfoELF()
/llvm-project-15.0.7/llvm/test/YAMLParser/
H A Dspec-05-11.test4 Generic line break (no glyph)
5 Generic line break (glyphed)… Line separator
 Paragraph separator

/llvm-project-15.0.7/llvm/docs/GlobalISel/
H A DGMIR.rst3 Generic Machine IR
9 Generic MIR (gMIR) is an intermediate representation that shares the same data
20 Generic Machine Instructions
30 gMIR defines a rich collection of ``Generic Opcodes`` which are target
41 Generic Virtual Registers
49 Generic virtual registers are like virtual registers but they are not assigned a
55 Generic virtual registers can be used with all the virtual register API's
79 See `PR26576 <https://llvm.org/PR26576>`_: [GlobalISel] Generic MachineInstrs
216 Generic Opcode Reference
219 The Generic Opcodes that are available are described at :doc:`GenericOpcode`.
/llvm-project-15.0.7/llvm/test/tools/llvm-pdbutil/
H A Dhelp.test6 # HELP: Generic Options
16 # BYTES: Generic Options
/llvm-project-15.0.7/compiler-rt/lib/asan/
H A Dasan_report.cpp517 return ScopedInErrorReport::CurrentError().Generic.pc; in __asan_get_report_pc()
523 return ScopedInErrorReport::CurrentError().Generic.bp; in __asan_get_report_bp()
529 return ScopedInErrorReport::CurrentError().Generic.sp; in __asan_get_report_sp()
536 return err.Generic.addr_description.Address(); in __asan_get_report_address()
544 return ScopedInErrorReport::CurrentError().Generic.is_write; in __asan_get_report_access_type()
550 return ScopedInErrorReport::CurrentError().Generic.access_size; in __asan_get_report_access_size()
556 return ScopedInErrorReport::CurrentError().Generic.bug_descr; in __asan_get_report_description()
/llvm-project-15.0.7/clang/cmake/caches/
H A DBaremetalARM.cmake7 set(BUILTINS_armv6m-none-eabi_CMAKE_SYSTEM_NAME Generic CACHE STRING "armv6m-none-eabi System Name")
12 set(BUILTINS_armv7m-none-eabi_CMAKE_SYSTEM_NAME Generic CACHE STRING "armv7m-none-eabi System Name")
19 set(BUILTINS_armv7em-none-eabi_CMAKE_SYSTEM_NAME Generic CACHE STRING "armv7em-none-eabi System Nam…
/llvm-project-15.0.7/mlir/include/mlir/Dialect/Affine/
H A DLoopFusionUtils.h62 Generic, enumerator
115 FusionStrategy fusionStrategy = FusionStrategy::Generic);
/llvm-project-15.0.7/llvm/test/tools/llvm-readobj/ELF/ARM/
H A Dunwind-non-relocatable.test67 # UNWIND-NEXT: Model: Generic
76 # UNWIND-NEXT: Model: Generic
114 ## Generic model. .ARM.exidx (0x24C) + entry offset (40 + 4) + 0x00AABBCC ==
121 ## Generic model. .ARM.exidx (0x24C) + entry offset (48 + 4) + 0x00AABBC8 ==
/llvm-project-15.0.7/openmp/docs/remarks/
H A DOMP132.rst1 Generic-mode kernel is executed with a customized state machine that requires a fallback. [OMP132]
37 omp133.cpp:4:1: remark: Generic-mode kernel is executed with a customized state machine

12345678910>>...12