| /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/ |
| H A D | vec_splat.ll | 11 ; G3-LABEL: splat: 12 ; G3: # %bb.0: 25 ; G3-NEXT: blr 50 ; G3-LABEL: splat_i4: 51 ; G3: # %bb.0: 64 ; G3-NEXT: blr 90 ; G3: # %bb.0: 103 ; G3-NEXT: blr 137 ; G3-NEXT: blr 163 ; G3-NEXT: blr [all …]
|
| H A D | swaps-le-7.ll | 8 @G3 = global <2 x double> <double 5.0, double 6.0>
|
| /llvm-project-15.0.7/llvm/test/Transforms/InstCombine/ |
| H A D | constant-fold-alias.ll | 7 @G3 = global [4 x i8] zeroinitializer, align 1 9 @A1 = alias i32, bitcast (i8* getelementptr inbounds ([4 x i8], [4 x i8]* @G3, i32 0, i32 2) to i32… 10 …r (i64 and (i64 ptrtoint (i8* getelementptr inbounds ([4 x i8], [4 x i8]* @G3, i32 0, i32 3) to i6… 27 ; This cannot be constant folded because A1 aliases G3 which is underalaigned. 34 ; While A2 also aliases G3 which is underaligned, the math of A2 forces a
|
| /llvm-project-15.0.7/llvm/test/Transforms/GlobalOpt/ |
| H A D | global-demotion.ll | 5 @G3 = internal global i32 5 33 ; CHECK-NOT: %G3 34 %x = getelementptr i32,i32* @G3, i32 0 36 store i32 4, i32* @G3
|
| H A D | deadglobal.ll | 8 ; CHECK-NOT: @G3 28 @G3 = linkonce_odr constant i32 42
|
| H A D | ctor-list-opt.ll | 25 @G3 = global i32 -123 ; <i32*> [#uses=2] 61 %X = load i32, i32* @G3 ; <i32> [#uses=1] 63 store i32 %Y, i32* @G3
|
| /llvm-project-15.0.7/llvm/test/Analysis/GlobalsModRef/ |
| H A D | indirect-global.ll | 68 @G3 = internal global i32* null ; <i32**> [#uses=3] 74 ; CHECK-NEXT: store i8* [[A]], i8** bitcast (i32** @G3 to i8**), align 4 79 store i32* %A, i32** @G3 88 %g1 = load i32*, i32** @G3 ; <i32*> [#uses=2] 91 %g2 = load i32*, i32** @G3 ; <i32*> [#uses=0]
|
| H A D | nosync_nocallback.ll | 9 @G3 = internal global i32 undef 69 ; CHECK-NEXT: store i32 0, ptr @G3, align 4 73 ; CHECK-NEXT: [[V:%.*]] = load i32, ptr @G3, align 4 80 store i32 0, ptr @G3 84 %v = load i32, ptr @G3
|
| /llvm-project-15.0.7/llvm/test/CodeGen/XCore/ |
| H A D | globals.ll | 20 ; CHECK: ldaw r0, dp[G3] 21 ret i32* @G3 91 @G3 = unnamed_addr constant i32 9401 93 ; CHECK: G3:
|
| /llvm-project-15.0.7/lld/test/MachO/ |
| H A D | icf-scale.s | 26 # CHECK-DAG: [[#%x,G3:]] g F __TEXT,__text _g300000 27 # CHECK-DAG: [[#%x,G3]] g F __TEXT,__text _g333333 34 # CHECK-DAG: [[#%x,G3]] <_g333333>:
|
| /llvm-project-15.0.7/llvm/test/CodeGen/X86/ |
| H A D | global-sections.ll | 127 ; int * const G3 = &G1; 128 @G3 = unnamed_addr constant ptr @G1 136 ; LINUX: .globl G3 138 ; LINUX-SECTIONS: .section .rodata.G3,"a",@progbits 139 ; LINUX-SECTIONS: .globl G3
|
| /llvm-project-15.0.7/clang/test/CXX/expr/expr.unary/expr.unary.noexcept/ |
| H A D | sema.cpp | 161 struct G3 { S2 s; }; struct 166 N(G3()); in gencon()
|
| /llvm-project-15.0.7/llvm/test/TableGen/ |
| H A D | BitsInit.td | 50 bits<8> G3 = { 0, 1, { 0b1001 }, 0, 0b0 }; // ok 84 // CHECK: bits<8> G3 = { 0, 1, 1, 0, 0, 1, 0, 0 };
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCScheduleG3.td | 1 //===-- PPCScheduleG3.td - PPC G3 Scheduling Definitions ---*- tablegen -*-===// 9 // This file defines the itinerary class data for the G3 (750) processor.
|
| /llvm-project-15.0.7/llvm/test/Transforms/Attributor/ |
| H A D | value-simplify-instances.ll | 15 ; CHECK: @[[G3:[a-zA-Z0-9_$"\\.-]+]] = private global i1 undef 209 @G3 = private global i1 undef 334 ; IS__TUNIT____-NEXT: [[P:%.*]] = load i1, i1* @G3, align 1 335 ; IS__TUNIT____-NEXT: store i1 [[C]], i1* @G3, align 1 347 ; IS__CGSCC____-NEXT: [[P:%.*]] = load i1, i1* @G3, align 1 348 ; IS__CGSCC____-NEXT: store i1 [[C]], i1* @G3, align 1 357 %p = load i1, i1* @G3 358 store i1 %c, i1* @G3
|
| /llvm-project-15.0.7/clang/test/CodeCompletion/ |
| H A D | desig-init.cpp | 35 Foo G3{b: {.t = 0}}; in foo() local
|
| /llvm-project-15.0.7/llvm/test/Transforms/EarlyCSE/ |
| H A D | memoryssa.ll | 9 @G3 = global i32 zeroinitializer 112 ; CHECK-NOMEMSSA-NEXT: store i32 [[V2]], ptr @G3, align 4 124 ; CHECK-NEXT: store i32 [[V1]], ptr @G3, align 4 139 store i32 %v2, ptr @G3
|
| /llvm-project-15.0.7/clang/test/OpenMP/ |
| H A D | declare_target_only_one_side_compilation.cpp | 23 int G3; variable
|
| /llvm-project-15.0.7/llvm/test/Analysis/LoopAccessAnalysis/ |
| H A D | forked-pointers.ll | 21 ; CHECK-NEXT: Against group ([[G3:.+]]): 31 ; CHECK-NEXT: Group [[G3]]: 75 ; CHECK-NEXT: Against group ([[G3:.+]]): 89 ; CHECK-NEXT: Group [[G3]]: 162 ; CHECK-NEXT: Against group ([[G3:.+]]): 176 ; CHECK-NEXT: Group [[G3]]: 223 ; CHECK-NEXT: Against group ([[G3:.+]]): 237 ; CHECK-NEXT: Group [[G3]]: 284 ; CHECK-NEXT: Against group ([[G3:.+]]): 298 ; CHECK-NEXT: Group [[G3]]: [all …]
|
| /llvm-project-15.0.7/llvm/test/Transforms/SLPVectorizer/X86/ |
| H A D | bad-reduction.ll | 13 ; CHECK-NEXT: [[G3:%.*]] = getelementptr inbounds [[V8I8]], %v8i8* [[P]], i64 0, i32 3 21 ; CHECK-NEXT: [[T3:%.*]] = load i8, i8* [[G3]], align 1 101 ; CHECK-NEXT: [[G3:%.*]] = getelementptr inbounds [[V8I8]], %v8i8* [[P]], i64 0, i32 3 109 ; CHECK-NEXT: [[T3:%.*]] = load i8, i8* [[G3]], align 1 191 ; CHECK-NEXT: [[G3:%.*]] = getelementptr inbounds i8, i8* [[ARG]], i64 3 199 ; CHECK-NEXT: [[LD3:%.*]] = load i8, i8* [[G3]], align 1 277 ; CHECK-NEXT: [[G3:%.*]] = getelementptr inbounds i8, i8* [[ARG]], i64 3 285 ; CHECK-NEXT: [[LD3:%.*]] = load i8, i8* [[G3]], align 1
|
| H A D | opaque-ptr.ll | 18 ; CHECK-NEXT: [[G3:%.*]] = getelementptr inbounds i32, ptr [[R]], i64 [[TMP7]]
|
| /llvm-project-15.0.7/clang/test/SemaOpenCL/ |
| H A D | storageclass-cl20.cl | 5 global int G3 = 0;
|
| /llvm-project-15.0.7/llvm/lib/Target/Sparc/ |
| H A D | SparcRegisterInfo.td | 132 def G3 : Ri< 3, "G3">, DwarfRegNum<[3]>; 287 def G2_G3 : Rdi<2, "G2", [G2, G3]>;
|
| H A D | SparcRegisterInfo.cpp | 63 Reserved.set(SP::G3); in getReservedRegs()
|
| /llvm-project-15.0.7/llvm/test/Transforms/Inline/AArch64/ |
| H A D | select.ll | 104 %G3 = getelementptr inbounds i32, i32* %ptr, i32 2 105 %select = select i1 %cond, i32* %G2, i32* %G3 ; Simplified to %A[2]
|