Searched refs:ExtendOpc (Results 1 – 3 of 3) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.h | 689 unsigned ExtendOpc) const;
|
| H A D | RISCVISelLowering.cpp | 4250 SDValue Op, SelectionDAG &DAG, unsigned ExtendOpc) const { in lowerFixedLengthVectorExtendToRVV()
4272 SDValue Ext = DAG.getNode(ExtendOpc, DL, ContainerExtVT, Op1, Mask, VL); in lowerFixedLengthVectorExtendToRVV()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 3425 unsigned ExtendOpc = IsSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in getAArch64XALUOOp() local
3426 LHS = DAG.getNode(ExtendOpc, DL, MVT::i64, LHS); in getAArch64XALUOOp()
3427 RHS = DAG.getNode(ExtendOpc, DL, MVT::i64, RHS); in getAArch64XALUOOp()
21212 unsigned ExtendOpc = Signed ? AArch64ISD::SUNPKLO : AArch64ISD::UUNPKLO; in LowerFixedLengthVectorIntExtendToSVE() local
21219 Val = DAG.getNode(ExtendOpc, DL, MVT::nxv8i16, Val); in LowerFixedLengthVectorIntExtendToSVE()
21224 Val = DAG.getNode(ExtendOpc, DL, MVT::nxv4i32, Val); in LowerFixedLengthVectorIntExtendToSVE()
21229 Val = DAG.getNode(ExtendOpc, DL, MVT::nxv2i64, Val); in LowerFixedLengthVectorIntExtendToSVE()
|