Home
last modified time | relevance | path

Searched refs:DivBits (Results 1 – 2 of 2) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUCodeGenPrepare.cpp896 unsigned DivBits = Num->getType()->getScalarSizeInBits() - SignBits; in getDivNumBits() local
898 ++DivBits; in getDivNumBits()
899 return DivBits; in getDivNumBits()
908 int DivBits = getDivNumBits(I, Num, Den, 9, IsSigned); in expandDivRem24() local
909 if (DivBits == -1) in expandDivRem24()
911 return expandDivRem24Impl(Builder, I, Num, Den, DivBits, IsDiv, IsSigned); in expandDivRem24()
917 unsigned DivBits, in expandDivRem24Impl() argument
997 if (DivBits != 0 && DivBits < 32) { in expandDivRem24Impl()
1000 int InRegBits = 32 - DivBits; in expandDivRem24Impl()
1006 = Builder.getInt32((UINT64_C(1) << DivBits) - 1); in expandDivRem24Impl()
H A DAMDGPUISelLowering.cpp1591 unsigned DivBits = BitSize - SignBits; in LowerDIVREM24() local
1593 ++DivBits; in LowerDIVREM24()
1671 = DAG.getValueType(EVT::getIntegerVT(*DAG.getContext(), DivBits)); in LowerDIVREM24()
1675 SDValue TruncMask = DAG.getConstant((UINT64_C(1) << DivBits) - 1, DL, VT); in LowerDIVREM24()