Home
last modified time | relevance | path

Searched refs:Constrained (Results 1 – 11 of 11) sorted by relevance

/llvm-project-15.0.7/libcxx/docs/Status/
H A DRangesIssues.csv14 `P1716R3 <https://wg21.link/P1716R3>`__,Range Comparison Algorithms Are Over-Constrained,|Complete|…
/llvm-project-15.0.7/llvm/include/llvm/IR/
H A DConstrainedOps.def1 //===- llvm/IR/ConstrainedOps.def - Constrained intrinsics ------*- C++ -*-===//
H A DIntrinsics.td754 //===--------------- Constrained Floating Point Intrinsics ----------------===//
925 // Constrained floating-point comparison (quiet and signaling variants).
/llvm-project-15.0.7/llvm/docs/
H A DAddingConstrainedIntrinsics.rst2 How To Add A Constrained Floating-Point Intrinsic
H A DLangRef.rst3248 :ref:`Constrained Floating-Point Intrinsics <constrainedfp>`.
21664 Constrained Floating-Point Intrinsics
21671 Constrained FP intrinsics are used to support non-default rounding modes and
22377 Constrained libm-equivalent Intrinsics
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUInstructions.td256 // Constrained shift PatFrags.
H A DAMDGPURegisterBankInfo.cpp719 const TargetRegisterClass *Constrained = in buildReadFirstLane() local
721 (void)Constrained; in buildReadFirstLane()
722 assert(Constrained && "Failed to constrain readfirstlane src reg"); in buildReadFirstLane()
/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/
H A Dfp-strict-round.ll9 ; FIXME: Constrained fpext would fail if VSX feature disabled. Add no-vsx
/llvm-project-15.0.7/llvm/include/llvm/Target/
H A DGenericOpcodes.td1360 // Constrained floating point ops
/llvm-project-15.0.7/llvm/lib/Target/WebAssembly/
H A DWebAssemblyInstrSIMD.td49 // Constrained immediate argument types
/llvm-project-15.0.7/llvm/lib/Target/Sparc/
H A DSparcInstrInfo.td116 // Constrained operands for the shift operations.