Home
last modified time | relevance | path

Searched refs:ConstReg (Results 1 – 5 of 5) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/SPIRV/
H A DSPIRVUtils.cpp211 MachineInstr *getDefInstrMaybeConstant(Register &ConstReg, in getDefInstrMaybeConstant() argument
213 MachineInstr *ConstInstr = MRI->getVRegDef(ConstReg); in getDefInstrMaybeConstant()
216 ConstReg = ConstInstr->getOperand(2).getReg(); in getDefInstrMaybeConstant()
217 ConstInstr = MRI->getVRegDef(ConstReg); in getDefInstrMaybeConstant()
219 ConstReg = ConstInstr->getOperand(1).getReg(); in getDefInstrMaybeConstant()
220 ConstInstr = MRI->getVRegDef(ConstReg); in getDefInstrMaybeConstant()
225 uint64_t getIConstVal(Register ConstReg, const MachineRegisterInfo *MRI) { in getIConstVal() argument
226 const MachineInstr *MI = getDefInstrMaybeConstant(ConstReg, MRI); in getIConstVal()
H A DSPIRVUtils.h77 getDefInstrMaybeConstant(llvm::Register &ConstReg,
81 uint64_t getIConstVal(llvm::Register ConstReg,
H A DSPIRVInstructionSelector.cpp805 Register ConstReg = ConstTy->getOperand(1).getReg(); in selectConstVector() local
806 const MachineInstr *Const = this->MRI->getVRegDef(ConstReg); in selectConstVector()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUInstructionSelector.cpp2292 Register ConstReg = MRI->createVirtualRegister(&AMDGPU::SReg_32RegClass); in selectG_FNEG() local
2299 BuildMI(*BB, &MI, DL, TII.get(AMDGPU::S_MOV_B32), ConstReg) in selectG_FNEG()
2306 .addReg(ConstReg); in selectG_FNEG()
2329 Register ConstReg = MRI->createVirtualRegister(&AMDGPU::SReg_32RegClass); in selectG_FABS() local
2340 BuildMI(*BB, &MI, DL, TII.get(AMDGPU::S_MOV_B32), ConstReg) in selectG_FABS()
2347 .addReg(ConstReg); in selectG_FABS()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.cpp561 Register ConstReg = 0; in finalizeInsInstrs() local
564 ConstReg = in finalizeInsInstrs()
568 ConstReg = in finalizeInsInstrs()
576 MachineInstr *ConstDefInstr = MRI->getVRegDef(ConstReg); in finalizeInsInstrs()