Searched refs:CastOp0 (Results 1 – 3 of 3) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCompares.cpp | 4836 auto *CastOp0 = cast<CastInst>(ICmp.getOperand(0)); in foldICmpWithZextOrSext() local
4838 if (!match(CastOp0, m_ZExtOrSExt(m_Value(X)))) in foldICmpWithZextOrSext()
4841 bool IsSignedExt = CastOp0->getOpcode() == Instruction::SExt; in foldICmpWithZextOrSext()
4899 Type *SrcTy = CastOp0->getSrcTy(); in foldICmpWithZextOrSext()
4900 Type *DestTy = CastOp0->getDestTy(); in foldICmpWithZextOrSext()
4949 auto *CastOp0 = dyn_cast<CastInst>(ICmp.getOperand(0)); in foldICmpWithCastOp() local
4950 if (!CastOp0) in foldICmpWithCastOp()
4955 Value *Op0Src = CastOp0->getOperand(0); in foldICmpWithCastOp()
4956 Type *SrcTy = CastOp0->getSrcTy(); in foldICmpWithCastOp()
4957 Type *DestTy = CastOp0->getDestTy(); in foldICmpWithCastOp()
[all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86InstCombineIntrinsic.cpp | 1648 Value *CastOp0 = IC.Builder.CreateBitCast(Op0, Mask->getType()); in instCombineIntrinsic() local
1650 Value *Sel = IC.Builder.CreateSelect(BoolVec, CastOp1, CastOp0); in instCombineIntrinsic()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 6717 SDValue CastOp0 = DAG.getNode(ISD::BITCAST, dl, SplitVT, Op0); in LowerVSETCC() local
6719 SDValue Cmp = DAG.getNode(ISD::SETCC, dl, SplitVT, CastOp0, CastOp1, in LowerVSETCC()
|