Home
last modified time | relevance | path

Searched refs:CReg (Results 1 – 4 of 4) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/SPIRV/
H A DSPIRVPreLegalizer.cpp465 Register CReg = MI.getOperand(i).getReg(); in processSwitches() local
466 uint64_t Val = getIConstVal(CReg, &MRI); in processSwitches()
467 MachineInstr *ConstInstr = getDefInstrMaybeConstant(CReg, &MRI); in processSwitches()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86FastISel.cpp1794 unsigned CReg = 0, OpReg = 0; in X86SelectShift() local
1797 CReg = X86::CL; in X86SelectShift()
1806 CReg = X86::CX; in X86SelectShift()
1815 CReg = X86::ECX; in X86SelectShift()
1824 CReg = X86::RCX; in X86SelectShift()
1846 CReg).addReg(Op1Reg); in X86SelectShift()
1850 if (CReg != X86::CL) in X86SelectShift()
1853 .addReg(CReg, RegState::Kill); in X86SelectShift()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonPseudo.td289 class CondStr<string CReg, bit True, bit New> {
290 string S = "if (" # !if(True,"","!") # CReg # !if(New,".new","") # ") ";
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64FastISel.cpp1535 unsigned CReg = fastEmit_i(VT, VT, ISD::Constant, Imm); in emitAdd_ri_() local
1536 if (!CReg) in emitAdd_ri_()
1539 ResultReg = emitAddSub_rr(true, VT, Op0, CReg); in emitAdd_ri_()