Searched refs:CONST32 (Results 1 – 14 of 14) sorted by relevance
| /llvm-project-15.0.7/llvm/test/CodeGen/Hexagon/ |
| H A D | split-const32-const64.ll | 3 ; Check that CONST32/CONST64 instructions are 'not' generated when the 12 ; CHECK-NOT: CONST32
|
| H A D | struct_args_large.ll | 3 ; CHECK: r[[T0:[0-9]+]] = CONST32(#s2)
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonSplitConst32AndConst64.cpp | 76 if (Opc == Hexagon::CONST32) { in runOnMachineFunction()
|
| H A D | HexagonPseudo.td | 65 def CONST32 : CONSTLDInst<(outs IntRegs:$Rd), (ins i32imm:$v), 66 "$Rd = CONST32(#$v)", []>;
|
| H A D | HexagonBitTracker.cpp | 209 case CONST32: in evaluate() 321 case CONST32: in evaluate()
|
| H A D | HexagonISelLowering.h | 37 CONST32 = OP_BEGIN, enumerator
|
| H A D | HexagonISelDAGToDAG.cpp | 1403 if (!UseGP && GAOpc != HexagonISD::CONST32) in SelectGlobalAddress() 1422 case HexagonISD::CONST32: in SelectGlobalAddress() 1872 return V.getOpcode() == HexagonISD::CONST32 || in isTargetConstant()
|
| H A D | HexagonISelLowering.cpp | 1232 return DAG.getNode(HexagonISD::CONST32, dl, PtrVT, GA); in LowerGLOBALADDRESS() 1330 SDValue Sym = DAG.getNode(HexagonISD::CONST32, dl, PtrVT, TGA); in LowerToTLSInitialExecModel() 1366 SDValue Sym = DAG.getNode(HexagonISD::CONST32, dl, PtrVT, TGA); in LowerToTLSLocalExecModel() 1391 SDValue Sym = DAG.getNode(HexagonISD::CONST32, dl, PtrVT, TGA); in LowerToTLSGeneralDynamicModel() 1890 case HexagonISD::CONST32: return "HexagonISD::CONST32"; in getTargetNodeName()
|
| H A D | HexagonAsmPrinter.cpp | 345 case Hexagon::CONST32: in HexagonProcessInstruction()
|
| H A D | HexagonConstPropagation.cpp | 1982 case Hexagon::CONST32: in evaluate() 2338 case Hexagon::CONST32: in rewrite()
|
| H A D | HexagonHardwareLoops.cpp | 1514 case Hexagon::CONST32: in checkForImmediate()
|
| H A D | HexagonBitSimplify.cpp | 1431 case Hexagon::CONST32: in isTfrConst()
|
| H A D | HexagonPatterns.td | 396 def HexagonCONST32: SDNode<"HexagonISD::CONST32", SDTHexagonCONST32>;
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/AsmParser/ |
| H A D | HexagonAsmParser.cpp | 1441 case Hexagon::CONST32: in processInstruction()
|