| /llvm-project-15.0.7/llvm/test/CodeGen/X86/ |
| H A D | cmov-promotion.ll | 7 ; CMOV: # %bb.0: 13 ; CMOV-NEXT: retq 32 ; CMOV: # %bb.0: 37 ; CMOV-NEXT: retq 55 ; CMOV: # %bb.0: 60 ; CMOV-NEXT: retq 84 ; CMOV-NEXT: retq 107 ; CMOV-NEXT: retq 131 ; CMOV-NEXT: retq 156 ; CMOV-NEXT: retq [all …]
|
| H A D | select-lea.ll | 18 ; CMOV: # %bb.0: 23 ; CMOV-NEXT: retl 54 ; CMOV: # %bb.0: 64 ; CMOV-NEXT: retl 98 ; CMOV: # %bb.0: 103 ; CMOV-NEXT: retl 144 ; CMOV-NEXT: retl 183 ; CMOV-NEXT: retl 224 ; CMOV-NEXT: retl 264 ; CMOV-NEXT: retl [all …]
|
| H A D | 8bit_cmov_of_trunc_promotion.ll | 26 ; I386-CMOV-LABEL: t0: 27 ; I386-CMOV: # %bb.0: 35 ; I386-CMOV-NEXT: retl 51 ; I686-CMOV-LABEL: t0: 52 ; I686-CMOV: # %bb.0: 60 ; I686-CMOV-NEXT: retl 109 ; I386-CMOV-NEXT: retl 135 ; I686-CMOV-NEXT: retl 183 ; I386-CMOV-NEXT: retl 208 ; I686-CMOV-NEXT: retl [all …]
|
| H A D | fp-strict-scalar-cmp.ll | 70 ; X87-CMOV: # %bb.0: 75 ; X87-CMOV-NEXT: wait 81 ; X87-CMOV-NEXT: retl 149 ; X87-CMOV-NEXT: wait 154 ; X87-CMOV-NEXT: retl 222 ; X87-CMOV-NEXT: wait 227 ; X87-CMOV-NEXT: retl 295 ; X87-CMOV-NEXT: wait 300 ; X87-CMOV-NEXT: retl 368 ; X87-CMOV-NEXT: wait [all …]
|
| H A D | cmovcmov.ll | 13 ; CMOV: # %bb.0: # %entry 18 ; CMOV-NEXT: retq 50 ; CMOV-NEXT: retq 83 ; CMOV-NEXT: retq 115 ; CMOV-NEXT: jp .LBB3_3 120 ; CMOV-NEXT: retq 151 ; CMOV-NEXT: jp .LBB4_3 156 ; CMOV-NEXT: retq 222 ; CMOV-NEXT: retq 260 ; CMOV-NEXT: retq [all …]
|
| H A D | iabs.ll | 38 ; X86-NO-CMOV-LABEL: test_i16: 39 ; X86-NO-CMOV: # %bb.0: 46 ; X86-NO-CMOV-NEXT: retl 48 ; X86-CMOV-LABEL: test_i16: 49 ; X86-CMOV: # %bb.0: 52 ; X86-CMOV-NEXT: negw %ax 54 ; X86-CMOV-NEXT: retl 76 ; X86-NO-CMOV-NEXT: retl 78 ; X86-CMOV-LABEL: test_i32: 79 ; X86-CMOV: # %bb.0: [all …]
|
| H A D | fp-stack-compare.ll | 26 ; CMOV-LABEL: foo: 27 ; CMOV: # %bb.0: 28 ; CMOV-NEXT: movl {{[0-9]+}}(%esp), %eax 29 ; CMOV-NEXT: flds (%eax) 30 ; CMOV-NEXT: fld %st(0) 31 ; CMOV-NEXT: fchs 32 ; CMOV-NEXT: fucomi %st(1), %st 33 ; CMOV-NEXT: fxch %st(1) 34 ; CMOV-NEXT: fcmovnbe %st(1), %st 35 ; CMOV-NEXT: fstp %st(1) [all …]
|
| H A D | atomic32.ll | 289 ; X86-CMOV: # %bb.0: 303 ; X86-CMOV-NEXT: sete %cl 310 ; X86-CMOV-NEXT: retl 406 ; X86-CMOV: # %bb.0: 427 ; X86-CMOV-NEXT: retl 523 ; X86-CMOV: # %bb.0: 544 ; X86-CMOV-NEXT: retl 640 ; X86-CMOV: # %bb.0: 661 ; X86-CMOV-NEXT: retl 790 ; X86-CMOV: # %bb.0: [all …]
|
| H A D | clz.ll | 112 ; X86-CMOV-LABEL: cttz_i64: 113 ; X86-CMOV: # %bb.0: 121 ; X86-CMOV-NEXT: retl 259 ; X86-CMOV-LABEL: ctlz_i64: 260 ; X86-CMOV: # %bb.0: 270 ; X86-CMOV-NEXT: retl 462 ; X86-CMOV: # %bb.0: 474 ; X86-CMOV-NEXT: retl 668 ; X86-CMOV-NEXT: retl 939 ; X86-CMOV-NEXT: retl [all …]
|
| H A D | pseudo_cmov_lower-fp16.ll | 4 ; for lowering the CMOV pseudos that get created for this IR. 18 ; for lowering the CMOV pseudos that get created for this IR. This combines 63 ; for lowering the CMOV pseudos that get created for this IR. 74 ; for lowering the CMOV pseudos that get created for this IR. 85 ; for lowering the CMOV pseudos that get created for this IR.
|
| H A D | pseudo_cmov_lower.ll | 4 ; for lowering the CMOV pseudos that get created for this IR. 18 ; for lowering the CMOV pseudos that get created for this IR. This makes 35 ; for lowering the CMOV pseudos that get created for this IR. 51 ; for lowering the CMOV pseudos that get created for this IR. 67 ; for lowering the CMOV pseudos that get created for this IR. 81 ; for lowering the CMOV pseudos that get created for this IR. 95 ; for lowering the CMOV pseudos that get created for this IR. 109 ; for lowering the CMOV pseudos that get created for this IR. 123 ; for lowering the CMOV pseudos that get created for this IR. This combines 204 ; for lowering the CMOV pseudos that get created for this IR.
|
| H A D | pseudo_cmov_lower1.ll | 5 ; for lowering the CMOV pseudos that get created for this IR. 23 ; for lowering the CMOV pseudos that get created for this IR.
|
| H A D | pseudo_cmov_lower2.ll | 5 ; for lowering the CMOV pseudos that get created for this IR. The tricky part 23 ; for lowering the CMOV pseudos that get created for this IR. The tricky part 58 ; for lowering the CMOV pseudos that get created for this IR. The tricky part 85 ; for lowering the CMOV pseudos that get created for this IR. The tricky part 117 ; for lowering the CMOV pseudos that get created for this IR. The tricky part
|
| H A D | pr33954.ll | 4 ;; This test checks that x86-cmov-converter optimization does not transform CMOV 22 ;; Adding a test to the above function shows code with CMOV is 25% faster than
|
| H A D | x86-cmov-converter.ll | 6 ;; This test checks that x86-cmov-converter optimization transform CMOV 10 ;; CMOV depends on the condition and it is in the hot path. 14 ;; Similar test like in (1), just that CMOV is not in the hot path. 19 ;; calculating CMOV value is cheaper than calculating CMOV condition. 24 ;; calculating CMOV value is not cheaper than calculating CMOV condition. 28 ;; Usually, binary search CMOV is not predicted. 581 ;; CMOV instructions into branch correctly. 590 ;; After CMOV transformation 601 ;; %v2 = phi[%f1, %FalseMBB], [%f2, %MBB] ; For CMOV with OppCC switch
|
| H A D | 2010-09-30-CMOV-JumpTable-PHI.ll | 6 ; -mcpu=i386 doesn't have CMOV.'
|
| /llvm-project-15.0.7/llvm/test/CodeGen/Mips/ |
| H A D | cmov.ll | 17 ; 32-CMOV-DAG: lw $2, 0($[[R0]]) 26 ; 64-CMOV-DAG: ldr $[[R0:[0-9]+]] 57 ; 32-CMOV-DAG: lw $2, 0($[[R0]]) 159 ; 32-CMOV-DAG: lw $[[R1:2]], 16($sp) 160 ; 32-CMOV-DAG: lw $[[R2:3]], 20($sp) 401 ; 32-CMOV-DAG: addiu $2, $zero, 0 446 ; 32-CMOV-DAG: addiu $2, $zero, 0 715 ; 32-CMOV-NOT: movn 724 ; 64-CMOV-NOT: movn 741 ; 32-CMOV-NOT: movn [all …]
|
| H A D | zeroreg.ll | 15 ; 32-CMOV: lw $2, 0(${{[0-9]+}}) 16 ; 32-CMOV: movn $2, $zero, $4 21 ; 64-CMOV: lw $2, 0(${{[0-9]+}}) 22 ; 64-CMOV: movn $2, $zero, $4 37 ; 32-CMOV: lw $2, 0(${{[0-9]+}}) 38 ; 32-CMOV: movz $2, $zero, $4 43 ; 64-CMOV: lw $2, 0(${{[0-9]+}}) 44 ; 64-CMOV: movz $2, $zero, $4 72 ; 64-CMOV: ld $2, 0(${{[0-9]+}}) 73 ; 64-CMOV: movn $2, $zero, $4 [all …]
|
| /llvm-project-15.0.7/llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ |
| H A D | basic.ll.expected | 32 ; X86-NO-CMOV-LABEL: test_i16: 33 ; X86-NO-CMOV: # %bb.0: 40 ; X86-NO-CMOV-NEXT: retl 42 ; X86-CMOV-LABEL: test_i16: 43 ; X86-CMOV: # %bb.0: 46 ; X86-CMOV-NEXT: negw %ax 48 ; X86-CMOV-NEXT: retl 70 ; X86-NO-CMOV-NEXT: retl 72 ; X86-CMOV-LABEL: test_i32: 73 ; X86-CMOV: # %bb.0: [all …]
|
| H A D | basic.ll | 2 …llc < %s -mtriple=i686-unknown-unknown | FileCheck %s --check-prefix=X86 --check-prefix=X86-NO-CMOV 3 …mtriple=i686-unknown-unknown -mattr=+cmov | FileCheck %s --check-prefix=X86 --check-prefix=X86-CMOV
|
| /llvm-project-15.0.7/llvm/test/CodeGen/Mips/llvm-ir/ |
| H A D | select-int.ll | 4 ; RUN: -check-prefixes=ALL,CMOV,CMOV-32 6 ; RUN: -check-prefixes=ALL,CMOV,CMOV-32 8 ; RUN: -check-prefixes=ALL,CMOV,CMOV-32 10 ; RUN: -check-prefixes=ALL,CMOV,CMOV-32 16 ; RUN: -check-prefixes=ALL,CMOV,CMOV-64 18 ; RUN: -check-prefixes=ALL,CMOV,CMOV-64 20 ; RUN: -check-prefixes=ALL,CMOV,CMOV-64 22 ; RUN: -check-prefixes=ALL,CMOV,CMOV-64 24 ; RUN: -check-prefixes=ALL,CMOV,CMOV-64 48 ; CMOV: move $2, $6 [all …]
|
| H A D | add.ll | 4 ; RUN: -check-prefixes=ALL,NOT-R2-R6,GP32,GP32-CMOV 6 ; RUN: -check-prefixes=ALL,R2-R6,GP32,GP32-CMOV 8 ; RUN: -check-prefixes=ALL,R2-R6,GP32,GP32-CMOV 10 ; RUN: -check-prefixes=ALL,R2-R6,GP32,GP32-CMOV 171 ; GP32-CMOV: move $4, $[[T5]] 172 ; GP32-CMOV: move $5, $[[T3]] 323 ; GP32-CMOV: addiu $[[T0:[0-9]+]], $7, 4 331 ; GP32-CMOV: move $4, $[[T2]] 332 ; GP32-CMOV: move $5, $[[T0]] 480 ; GP32-CMOV: move $4, $[[T2]] [all …]
|
| /llvm-project-15.0.7/bolt/test/X86/ |
| H A D | cmov-conversion.s | 35 # CHECK-LABEL: Binary Function "CmovInHotPath" after CMOV conversion 76 # CHECK-LABEL: Binary Function "CmovNotInHotPath" after CMOV conversion 121 # CHECK-LABEL: Binary Function "MaxIndex" after CMOV conversion 162 # CHECK-LABEL: Binary Function "MaxIndex_unpredictable" after CMOV conversion 203 # CHECK-LABEL: Binary Function "MaxValue" after CMOV conversion 244 # CHECK-LABEL: Binary Function "BinarySearch" after CMOV conversion 270 # CHECK-LABEL: Binary Function "Transform" after CMOV conversion 310 # CHECK-LABEL: Binary Function "test_cmov_memoperand" after CMOV conversion 348 # CHECK-LABEL: Binary Function "test_cmov_memoperand_in_group" after CMOV conversion 472 # CHECK-LABEL: Binary Function "test_memoperand_loop" after CMOV conversion [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/ARC/ |
| H A D | ARCISelLowering.h | 43 CMOV, enumerator
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfoZb.td | 460 def CMOV : RVBTernaryR<0b11, 0b101, OPC_OP, "cmov", "$rd, $rs2, $rs1, $rs3">, 962 (CMOV GPR:$rs1, GPR:$rs2, GPR:$rs3)>; 964 (CMOV GPR:$rs1, GPR:$rs2, GPR:$rs3)>; 966 (CMOV GPR:$rs1, (ADDI GPR:$x, (NegImm simm12_plus1:$y)), GPR:$rs3)>; 970 (CMOV GPR:$rs1, (XOR GPR:$x, GPR:$y), GPR:$rs3)>; 972 (CMOV GPR:$rs1, (XOR GPR:$x, GPR:$y), GPR:$rs3)>; 974 (CMOV GPR:$rs1, (SLTU GPR:$x, GPR:$y), GPR:$rs3)>; 976 (CMOV GPR:$rs1, (SLTU GPR:$x, GPR:$y), GPR:$rs3)>; 978 (CMOV GPR:$rs1, (SLT GPR:$x, GPR:$y), GPR:$rs3)>; 980 (CMOV GPR:$rs1, (SLT GPR:$x, GPR:$y), GPR:$rs3)>; [all …]
|