Searched refs:CF0 (Results 1 – 3 of 3) sorted by relevance
| /llvm-project-15.0.7/mlir/test/Dialect/Vector/ |
| H A D | vector-transfer-to-vector-load-store.mlir | 101 // CHECK-NEXT: %[[CF0:.*]] = arith.constant dense<0.000000e+00> : vector<2x4xf32> 102 // CHECK-NEXT: %[[RES:.*]] = vector.transfer_read %[[MEM]][%[[IDX]], %[[IDX]]], %[[CF0]] {in_b… 121 // CHECK-NEXT: %[[CF0:.*]] = arith.constant 0.000000e+00 : f32 122 // CHECK-NEXT: %[[RES:.*]] = vector.transfer_read %[[MEM]][%[[IDX]], %[[IDX]]], %[[CF0]] {in_b… 141 // CHECK-NEXT: %[[CF0:.*]] = arith.constant 0.000000e+00 : f32 142 // CHECK-NEXT: %[[RES:.*]] = vector.transfer_read %[[MEM]][%[[IDX]], %[[IDX]]], %[[CF0]] : mem… 179 // CHECK-NEXT: %[[CF0:.*]] = arith.constant 0.000000e+00 : f32 279 // CHECK-DAG: %[[CF0:.*]] = arith.constant 0.000000e+00 : f32 304 // CHECK: vector.transfer_read %{{.*}}[%[[C0]], %[[C0]]], %[[CF0]] : memref<?x?xf32>, vector<14x7xf… 309 // CHECK: vector.transfer_read %{{.*}}[%[[C0]], %[[C0]]], %[[CF0]] : memref<?x?xf32>, vector<16x14x… [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULibCalls.cpp | 776 ConstantFP *CF0 = dyn_cast<ConstantFP>(opr0); in fold_divide() local 779 if ((CF0 && CF1) || // both are constants in fold_divide() 1147 ConstantFP *CF0 = dyn_cast<ConstantFP>(opr0); in fold_fma_mad() local 1149 if ((CF0 && CF0->isZero()) || (CF1 && CF1->isZero())) { in fold_fma_mad() 1155 if (CF0 && CF0->isExactlyValue(1.0f)) { in fold_fma_mad()
|
| /llvm-project-15.0.7/llvm/test/CodeGen/NVPTX/ |
| H A D | f16x2-instructions.ll | 418 ; CHECK-NOF16-DAG: cvt.f32.f16 [[CF0:%f[0-9]+]], [[C0]]; 421 ; CHECK-NOF16-DAG: setp.neu.f32 [[P0:%p[0-9]+]], [[CF0]], [[DF0]] 447 ; CHECK-NOF16-DAG: cvt.f32.f16 [[CF0:%f[0-9]+]], [[C0]]; 450 ; CHECK-NOF16-DAG: setp.neu.f32 [[P0:%p[0-9]+]], [[CF0]], [[DF0]]
|