Searched refs:BreakDown (Results 1 – 9 of 9) sorted by relevance
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | RegisterBankInfo.h | 147 const PartialMapping *BreakDown; member
159 ValueMapping(const PartialMapping *BreakDown, unsigned NumBreakDowns) in ValueMapping()
160 : BreakDown(BreakDown), NumBreakDowns(NumBreakDowns) {} in ValueMapping()
163 const PartialMapping *begin() const { return BreakDown; } in begin()
164 const PartialMapping *end() const { return BreakDown + NumBreakDowns; } in end()
171 bool isValid() const { return BreakDown && NumBreakDowns; } in isValid()
474 const ValueMapping &getValueMapping(const PartialMapping *BreakDown,
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | RegisterBankInfo.cpp | 300 hashValueMapping(const RegisterBankInfo::PartialMapping *BreakDown, in hashValueMapping() argument
303 return hash_value(*BreakDown); in hashValueMapping()
306 Hashes.push_back(hash_value(BreakDown[Idx])); in hashValueMapping()
311 RegisterBankInfo::getValueMapping(const PartialMapping *BreakDown, in getValueMapping() argument
315 hash_code Hash = hashValueMapping(BreakDown, NumBreakDowns); in getValueMapping()
323 ValMapping = std::make_unique<ValueMapping>(BreakDown, NumBreakDowns); in getValueMapping()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPURegisterBankInfo.cpp | 255 if (ValMapping.NumBreakDowns >= 2 || ValMapping.BreakDown[0].Length >= 64) in getBreakDownCost()
259 ValMapping.BreakDown[0].Length == 32 && in getBreakDownCost()
260 ValMapping.BreakDown[0].StartIdx == 0 && in getBreakDownCost()
261 ValMapping.BreakDown[1].Length == 32 && in getBreakDownCost()
262 ValMapping.BreakDown[1].StartIdx == 32 && in getBreakDownCost()
263 ValMapping.BreakDown[0].RegBank == ValMapping.BreakDown[1].RegBank); in getBreakDownCost()
1342 OpdMapper.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank; in applyMappingSBufferLoad()
1344 OpdMapper.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank; in applyMappingSBufferLoad()
2698 const RegisterBank *DstBank = DstMapping.BreakDown[0].RegBank; in applyMappingImpl()
4202 unsigned RSrcBank = OpdsMapping[1]->BreakDown[0].RegBank->getID(); in getInstrMapping()
[all …]
|
| H A D | AMDGPUGenRegisterBankInfo.def | 195 assert(Log2_32_Ceil(Size) == Log2_32_Ceil(ValMappings[Idx].BreakDown->Length));
196 assert(BankID == ValMappings[Idx].BreakDown->RegBank->getID());
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/ |
| H A D | RegBankSelect.cpp | 121 const RegisterBank *DesiredRegBank = ValMapping.BreakDown[0].RegBank; in assignmentMatch()
181 (ValMapping.BreakDown[0].Length * ValMapping.NumBreakDowns == in repairReg()
183 (ValMapping.BreakDown[0].Length % RegTy.getScalarSizeInBits() == in repairReg()
262 const RegisterBank *DesiredRegBank = ValMapping.BreakDown[0].RegBank; in getRepairCost()
603 MRI->setRegBank(Reg, *ValMapping.BreakDown[0].RegBank); in applyMapping()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMRegisterBankInfo.cpp | 93 RegisterBankInfo::PartialMapping *BreakDown) { in checkValueMapping() argument
94 return VM.NumBreakDowns == 1 && VM.BreakDown == BreakDown; in checkValueMapping()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64RegisterBankInfo.cpp | 165 assert(Map[0].BreakDown == \ in AArch64RegisterBankInfo()
169 assert(Map[1].BreakDown == \ in AArch64RegisterBankInfo()
193 assert(Map[0].BreakDown == \ in AArch64RegisterBankInfo()
197 assert(Map[1].BreakDown == \ in AArch64RegisterBankInfo()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86GenRegisterBankInfo.def | 52 /* BreakDown, NumBreakDowns */
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64GenRegisterBankInfo.def | 38 /* BreakDown, NumBreakDowns */
141 return Map.BreakDown == &PartMappings[PartialMapBaseIdx] &&
|