Home
last modified time | relevance | path

Searched refs:BitwiseAnd (Results 1 – 16 of 16) sorted by relevance

/llvm-project-15.0.7/mlir/test/Conversion/MathToSPIRV/
H A Dmath-to-core-spirv.mlir14 // CHECK: %[[VAND:.+]] = spv.BitwiseAnd %[[VCAST]], %[[VMASK]] : i32
15 // CHECK: %[[SAND:.+]] = spv.BitwiseAnd %[[SCAST]], %[[SMASK]] : i32
39 // CHECK: %[[VAND:.+]] = spv.BitwiseAnd %[[VCAST]], %[[VVMASK]] : vector<3xi16>
40 // CHECK: %[[SAND:.+]] = spv.BitwiseAnd %[[SCAST]], %[[SVMASK]] : vector<3xi16>
/llvm-project-15.0.7/mlir/test/Dialect/SPIRV/IR/
H A Dbit-ops.mlir134 // spv.BitwiseAnd
138 // CHECK: spv.BitwiseAnd
139 %0 = spv.BitwiseAnd %arg, %arg : i32
144 // CHECK: spv.BitwiseAnd
145 %0 = spv.BitwiseAnd %arg, %arg : vector<4xi32>
153 %0 = spv.BitwiseAnd %arg0, %arg1 : f16
/llvm-project-15.0.7/mlir/test/Conversion/MemRefToSPIRV/
H A Dmemref-to-spirv.mlir133 // CHECK: %[[T1:.+]] = spv.BitwiseAnd %[[VALUE]], %[[MASK]] : i32
158 // CHECK: %[[T1:.+]] = spv.BitwiseAnd %[[VALUE]], %[[MASK]] : i32
185 // CHECK: %[[T1:.+]] = spv.BitwiseAnd %[[VALUE]], %[[MASK]] : i32
226 // CHECK: %[[CLAMPED_VAL:.+]] = spv.BitwiseAnd %[[CASTED_ARG1]], %[[MASK1]] : i32
250 // CHECK: %[[CLAMPED_VAL:.+]] = spv.BitwiseAnd %[[ARG1_CAST]], %[[MASK1]] : i32
279 // CHECK: %[[CLAMPED_VAL:.+]] = spv.BitwiseAnd %[[ARG2_CAST]], %[[MASK1]] : i32
333 // CHECK: %[[T1:.+]] = spv.BitwiseAnd %[[VALUE]], %[[MASK]] : i32
363 // CHECK: %[[CLAMPED_VAL:.+]] = spv.BitwiseAnd %[[ARG1_CAST]], %[[MASK1]] : i32
/llvm-project-15.0.7/mlir/test/Target/SPIRV/
H A Dbit-ops.mlir35 // CHECK: spv.BitwiseAnd
36 %0 = spv.BitwiseAnd %arg0, %arg1 : i32
H A Ddebug.mlir22 %0 = spv.BitwiseAnd %arg0, %arg1 : i32
/llvm-project-15.0.7/llvm/unittests/ADT/
H A DBitmaskEnumTest.cpp43 TEST(BitmaskEnumTest, BitwiseAnd) { in TEST() argument
/llvm-project-15.0.7/mlir/include/mlir/Dialect/SPIRV/IR/
H A DSPIRVBitOps.td310 def SPV_BitwiseAndOp : SPV_BitBinaryOp<"BitwiseAnd",
330 bitwise-and-op ::= ssa-id `=` `spv.BitwiseAnd` ssa-use, ssa-use
337 %2 = spv.BitwiseAnd %0, %1 : i32
338 %2 = spv.BitwiseAnd %0, %1 : vector<4xi32>
/llvm-project-15.0.7/mlir/test/Conversion/SPIRVToLLVM/
H A Dbitwise-ops-to-llvm.mlir253 // spv.BitwiseAnd
259 %0 = spv.BitwiseAnd %arg0, %arg1 : i32
266 %0 = spv.BitwiseAnd %arg0, %arg1 : vector<4xi64>
/llvm-project-15.0.7/llvm/lib/ExecutionEngine/RuntimeDyld/
H A DRuntimeDyldChecker.cpp93 BitwiseAnd, enumerator
177 Op = BinOpToken::BitwiseAnd; in parseBinOpToken()
196 case BinOpToken::BitwiseAnd: in computeBinOpResult()
/llvm-project-15.0.7/mlir/test/Conversion/ArithmeticToSPIRV/
H A Darithmetic-to-spirv.mlir210 // CHECK: spv.BitwiseAnd
221 // CHECK: spv.BitwiseAnd
846 // CHECK: %[[MASKED_SRC:.*]] = spv.BitwiseAnd %{{.*}}, %[[MASK]] : i32
858 // CHECK: %[[MASKED_SRC:.*]] = spv.BitwiseAnd %{{.*}}, %[[MASK]] : vector<4xi32>
1187 // CHECK: spv.BitwiseAnd
1198 // CHECK: spv.BitwiseAnd
1751 // CHECK: %[[MASKED_SRC:.*]] = spv.BitwiseAnd %{{.*}}, %[[MASK]] : i32
1763 // CHECK: %[[MASKED_SRC:.*]] = spv.BitwiseAnd %{{.*}}, %[[MASK]] : vector<4xi32>
/llvm-project-15.0.7/llvm/include/llvm/Demangle/
H A DMicrosoftDemangleNodes.h134 BitwiseAnd, // ?I # operator& enumerator
/llvm-project-15.0.7/llvm/lib/Demangle/
H A DMicrosoftDemangleNodes.cpp273 OUTPUT_ENUM_CLASS_VALUE(IntrinsicFunctionKind, BitwiseAnd, "operator&"); in output()
H A DMicrosoftDemangle.cpp556 IFK::BitwiseAnd, // ?I # operator& in translateIntrinsicFunctionCode()
/llvm-project-15.0.7/llvm/lib/Target/SPIRV/
H A DSPIRVInstrInfo.td747 def OpGroupNonUniformBitwiseAnd: OpGroupNUGroup<"BitwiseAnd", 359>;
/llvm-project-15.0.7/mlir/docs/
H A DSPIRVToLLVMDialectConversion.md143 `spv.BitwiseAnd` | `llvm.and`
/llvm-project-15.0.7/llvm/lib/Transforms/InstCombine/
H A DInstCombineCompares.cpp4481 auto BitwiseAnd = m_c_And(m_Value(), LSubOne); in foldICmpBinOp() local
4483 if (match(BO0, BitwiseAnd) && Pred == ICmpInst::ICMP_ULT) { in foldICmpBinOp()