Home
last modified time | relevance | path

Searched refs:BaseOpc (Results 1 – 9 of 9) sorted by relevance

/llvm-project-15.0.7/llvm/test/TableGen/
H A Dpr8330.td14 multiclass X<bits<8> BaseOpc> {
15 def bar : Whatev<Or4<BaseOpc>.V >;
18 multiclass Y<bits<8> BaseOpc> {
19 def foo : Whatever<Or4<BaseOpc>.V >;
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86InstrArithmetic.td988 def NAME#8mr : BinOpMR_RMW<BaseOpc, mnemonic, Xi8 , opnode>;
989 def NAME#16mr : BinOpMR_RMW<BaseOpc, mnemonic, Xi16, opnode>;
990 def NAME#32mr : BinOpMR_RMW<BaseOpc, mnemonic, Xi32, opnode>;
1123 def NAME#8rr : BinOpRR_F<BaseOpc, mnemonic, Xi8 , opnode>;
1125 def NAME#16rr : BinOpRR_F<BaseOpc, mnemonic, Xi16, opnode>;
1126 def NAME#32rr : BinOpRR_F<BaseOpc, mnemonic, Xi32, opnode>;
1127 def NAME#64rr : BinOpRR_F<BaseOpc, mnemonic, Xi64, opnode>;
1155 def NAME#8mr : BinOpMR_F<BaseOpc, mnemonic, Xi8 , opnode>;
1156 def NAME#16mr : BinOpMR_F<BaseOpc, mnemonic, Xi16, opnode>;
1157 def NAME#32mr : BinOpMR_F<BaseOpc, mnemonic, Xi32, opnode>;
[all …]
H A DX86FastISel.cpp2876 unsigned BaseOpc, CondCode; in fastLowerIntrinsicCall() local
2880 BaseOpc = ISD::ADD; CondCode = X86::COND_O; break; in fastLowerIntrinsicCall()
2882 BaseOpc = ISD::ADD; CondCode = X86::COND_B; break; in fastLowerIntrinsicCall()
2884 BaseOpc = ISD::SUB; CondCode = X86::COND_O; break; in fastLowerIntrinsicCall()
2886 BaseOpc = ISD::SUB; CondCode = X86::COND_B; break; in fastLowerIntrinsicCall()
2888 BaseOpc = X86ISD::SMUL; CondCode = X86::COND_O; break; in fastLowerIntrinsicCall()
2890 BaseOpc = X86ISD::UMUL; CondCode = X86::COND_O; break; in fastLowerIntrinsicCall()
2905 if (CI->isOne() && (BaseOpc == ISD::ADD || BaseOpc == ISD::SUB) && in fastLowerIntrinsicCall()
2909 bool IsDec = BaseOpc == ISD::SUB; in fastLowerIntrinsicCall()
2927 if (BaseOpc == X86ISD::UMUL && !ResultReg) { in fastLowerIntrinsicCall()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMLoadStoreOptimizer.cpp703 int BaseOpc = isThumb2 ? (BaseKill && Base == ARM::SP ? ARM::t2ADDspImm in CreateLoadStoreMulti() local
715 BaseOpc = isThumb2 ? (BaseKill && Base == ARM::SP ? ARM::t2SUBspImm in CreateLoadStoreMulti()
738 (BaseOpc == ARM::tADDi8 || BaseOpc == ARM::tSUBi8)) { in CreateLoadStoreMulti()
756 if (BaseOpc == ARM::tADDrSPi) { in CreateLoadStoreMulti()
758 BuildMI(MBB, InsertBefore, DL, TII->get(BaseOpc), NewBase) in CreateLoadStoreMulti()
763 BuildMI(MBB, InsertBefore, DL, TII->get(BaseOpc), NewBase) in CreateLoadStoreMulti()
769 BuildMI(MBB, InsertBefore, DL, TII->get(BaseOpc), NewBase) in CreateLoadStoreMulti()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/Utils/
H A DAMDGPUBaseInfo.h416 int getMTBUFOpcode(unsigned BaseOpc, unsigned Elements);
434 int getMUBUFOpcode(unsigned BaseOpc, unsigned Elements);
H A DAMDGPUBaseInfo.cpp323 int getMTBUFOpcode(unsigned BaseOpc, unsigned Elements) { in getMTBUFOpcode() argument
324 const MTBUFInfo *Info = getMTBUFInfoFromBaseOpcodeAndElements(BaseOpc, Elements); in getMTBUFOpcode()
353 int getMUBUFOpcode(unsigned BaseOpc, unsigned Elements) { in getMUBUFOpcode() argument
354 const MUBUFInfo *Info = getMUBUFInfoFromBaseOpcodeAndElements(BaseOpc, Elements); in getMUBUFOpcode()
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorTypes.cpp915 unsigned BaseOpc = ISD::getVecReduceBaseOpcode(N->getOpcode()); in ScalarizeVecOp_VECREDUCE_SEQ() local
918 return DAG.getNode(BaseOpc, SDLoc(N), N->getValueType(0), in ScalarizeVecOp_VECREDUCE_SEQ()
6121 unsigned BaseOpc = ISD::getVecReduceBaseOpcode(Opc); in WidenVecOp_VECREDUCE() local
6122 SDValue NeutralElem = DAG.getNeutralElement(BaseOpc, dl, ElemVT, Flags); in WidenVecOp_VECREDUCE()
6159 unsigned BaseOpc = ISD::getVecReduceBaseOpcode(Opc); in WidenVecOp_VECREDUCE_SEQ() local
6160 SDValue NeutralElem = DAG.getNeutralElement(BaseOpc, dl, ElemVT, Flags); in WidenVecOp_VECREDUCE_SEQ()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp3057 unsigned BaseOpc = BO.first.getOpcode(); in LowerUnalignedLoad() local
3058 if (BaseOpc == HexagonISD::VALIGNADDR && BO.second % LoadLen == 0) in LowerUnalignedLoad()
3066 SDValue BaseNoOff = (BaseOpc != HexagonISD::VALIGNADDR) in LowerUnalignedLoad()
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp5170 unsigned BaseOpc; in lowerVectorMaskVecReduction() local
5184 BaseOpc = ISD::AND; in lowerVectorMaskVecReduction()
5192 BaseOpc = ISD::OR; in lowerVectorMaskVecReduction()
5201 BaseOpc = ISD::XOR; in lowerVectorMaskVecReduction()
5217 return DAG.getNode(BaseOpc, DL, XLenVT, SetCC, Op.getOperand(0)); in lowerVectorMaskVecReduction()
5226 unsigned BaseOpc = ISD::getVecReduceBaseOpcode(Op.getOpcode()); in lowerVECREDUCE() local
5235 Vec = DAG.getNode(BaseOpc, DL, VecEVT, Lo, Hi); in lowerVECREDUCE()
5260 DAG.getNeutralElement(BaseOpc, DL, VecEltVT, SDNodeFlags()); in lowerVECREDUCE()