Searched refs:Base0 (Results 1 – 4 of 4) sorted by relevance
| /llvm-project-15.0.7/clang-tools-extra/test/clang-tidy/checkers/misc/ |
| H A D | confusable-identifiers.cpp | 77 struct Base0 { struct
84 struct Derived0 : Base0 {
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64MachineScheduler.cpp | 38 const MachineOperand &Base0 = AArch64InstrInfo::getLdStBaseOp(MI0); in mayOverlapWrite() local
42 if (!Base0.isIdenticalTo(Base1)) in mayOverlapWrite()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLoweringHVX.cpp | 2144 SDValue Base0 = MemN->getBasePtr(); in SplitHvxMemOp() local
2145 SDValue Base1 = DAG.getMemBasePlusOffset(Base0, TypeSize::Fixed(HwLen), dl); in SplitHvxMemOp()
2160 SDValue Load0 = DAG.getLoad(SingleTy, dl, Chain, Base0, MOp0); in SplitHvxMemOp()
2170 SDValue Store0 = DAG.getStore(Chain, dl, Vals.first, Base0, MOp0); in SplitHvxMemOp()
2186 DAG.getMaskedLoad(SingleTy, dl, Chain, Base0, Offset, Masks.first, in SplitHvxMemOp()
2200 SDValue MStore0 = DAG.getMaskedStore(Chain, dl, Vals.first, Base0, Offset, in SplitHvxMemOp()
|
| H A D | HexagonISelLowering.cpp | 3070 SDValue Base0 = in LowerUnalignedLoad() local
3084 SDValue Load0 = DAG.getLoad(LoadTy, dl, Chain, Base0, WideMMO); in LowerUnalignedLoad()
|