Searched refs:BUFFER_STORE (Results 1 – 7 of 7) sorted by relevance
| /llvm-project-15.0.7/openmp/runtime/test/affinity/format/ |
| H A D | affinity_display.1.c | 24 #define BUFFER_STORE 80 macro
61 buffer[i] = (char *)malloc(sizeof(char) * BUFFER_STORE); in main()
69 nchars = omp_capture_affinity(buffer[tid], (size_t)BUFFER_STORE, NULL); in main()
87 if (max_req_store > BUFFER_STORE) { in main()
89 printf(" BUFFER_STORE by %d\n", max_req_store - BUFFER_STORE); in main()
|
| /llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/ |
| H A D | extract_subvector_vec4_vec3.ll | 4 ; We want to see a BUFFER_LOAD, some register shuffling, and a BUFFER_STORE.
5 ; Specifically, we do not want to see a BUFFER_STORE that says "store into
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | SILoadStoreOptimizer.cpp | 78 BUFFER_STORE, enumerator
392 return BUFFER_STORE; in getInstClass()
1604 assert(CI.InstClass == BUFFER_LOAD || CI.InstClass == BUFFER_STORE); in getNewOpcode()
2310 case BUFFER_STORE: in optimizeInstsWithSameBaseAddr()
|
| H A D | AMDGPUISelLowering.h | 516 BUFFER_STORE, enumerator
|
| H A D | SIInstrInfo.td | 152 def SIbuffer_store : SDNode <"AMDGPUISD::BUFFER_STORE", SDTBufferStore,
|
| H A D | SIISelLowering.cpp | 8120 AMDGPUISD::BUFFER_STORE : AMDGPUISD::BUFFER_STORE_FORMAT; in LowerINTRINSIC_VOID()
8167 IsFormat ? AMDGPUISD::BUFFER_STORE_FORMAT : AMDGPUISD::BUFFER_STORE; in LowerINTRINSIC_VOID()
8214 AMDGPUISD::BUFFER_STORE : AMDGPUISD::BUFFER_STORE_FORMAT; in LowerINTRINSIC_VOID()
|
| H A D | AMDGPUISelLowering.cpp | 4392 NODE_NAME_CASE(BUFFER_STORE) in getTargetNodeName()
|